

iW-RainboW-G54M

STM32MP13x OSM Size-0F Module Datasheet



STM32MP13x OSM Size-0F LGA Module Datasheet

Document Revision History

Document Number		iW-PRHHZ-UM-01-R2.0-REL1.0-Datasheet
Revision	Date	Description
1.0	22 th November 2023	Initial Release

PROPRIETARY NOTICE: This document contains proprietary material for the sole use of the intended recipient(s). Do not read this document if you are not the intended recipient. Any review, use, distribution or disclosure by others is strictly prohibited. If you are not the intended recipient (or authorized to receive for the recipient), you are hereby notified that any disclosure, copying distribution or use of any of the information contained within this document is STRICTLY PROHIBITED. Thank you. "iWave Systems Tech. Pvt. Ltd."

Disclaimer

iWave Systems reserves the right to change details in this publication including but not limited to any Product specification without notice.

No warranty of accuracy is given concerning the contents of the information contained in this publication. To the extent permitted by law no liability (including liability to any person by reason of negligence) will be accepted by iWave Systems, its subsidiaries or employees for any direct or indirect loss or damage caused by omissions from or inaccuracies in this document.

SoC and other major components used in this product may have several silicon errata associated with it. Under no circumstances, iWave Systems shall be liable for the silicon errata and associated issues.

Trademarks

All registered trademarks, product names mentioned in this publication are the property of their respective owners and used for identification purposes only.

Certification

iWave Systems Technologies Pvt. Ltd. is an ISO 9001:2015 Certified Company.



Warranty & RMA

Warranty support for Hardware: 1 Year from iWave or iWave's EMS partner.

For warranty terms, go through the below web link,

<http://www.iwavesystems.com/support/warranty.html>

For Return Merchandise Authorization (RMA), go through the below web link,

<http://www.iwavesystems.com/support/rma.html>

Technical Support

iWave Systems technical support team is committed to provide the best possible support for our customers so that our Hardware and Software can be easily migrated and used.

For assistance, contact our Technical Support team at,

Email : support.ip@iwavesystems.com
Website : www.iwavesystems.com
Address : iWave Systems Technologies Pvt. Ltd.
7/B, 29th Main, BTM Layout 2nd Stage,
Bengaluru, Karnataka,
India – 560076

Table of Contents

1. INTRODUCTION	7
1.1 Purpose	7
1.2 OSM LGA Module Overview	7
1.3 List of Acronyms	7
1.4 Terminology Description	8
1.5 References	9
1.6 Important Note	10
2. ARCHITECTURE AND DESIGN	11
2.1 STM32MP13x OSM LGA Module Block Diagram	11
2.2 STM32MP13x OSM Features	12
2.3 STM32MP13x MPU	14
2.4 ST PMIC PMIC	15
2.5 Memory	15
2.5.1 DDR3L	15
2.5.2 QSPI	15
2.6 OSM LGA	16
2.6.1 RGMII Interface	21
2.6.2 USB 2.0 OTG & Host Interface	24
2.6.3 Audio Interface	25
2.6.4 SPI Interface	26
2.6.5 Data UART	27
2.6.6 Console UART	27
2.6.7 CAN Interface	28
2.6.8 SDIO Interface	29
2.6.9 ADC Interface	31
2.6.10 I2C Interface	31
2.6.11 PWM Interface	32
2.6.12 JTAG	32
2.6.13 OSM GPIOs	33
2.6.14 TAMPER	34
2.6.15 Control Signals	34
2.6.16 Boot Selection	35
2.6.17 Vendor defined	35
2.6.18 Power and GND	36
2.7 STM32MP13x Pin Multiplexing on OSM BGA	37
3. TECHNICAL SPECIFICATION	43
3.1 Electrical Characteristics	43
3.1.1 Power Input Requirement	43
3.1.2 Power Consumption	44
3.2 Environmental Characteristics	45

STM32MP13x OSM Size-0F LGA Module Datasheet

3.2.1	<i>Environmental Specification</i>	45
3.2.2	<i>RoHS Compliance</i>	45
3.2.3	<i>Electrostatic Discharge</i>	45
3.3	Mechanical Characteristics	46
3.3.1	<i>STM32MP13x OSM LGA Module Mechanical Dimensions</i>	46
4.	ORDERING INFORMATION	47
5.	APPENDIX	48
5.1	STM32MP13x Single Board Computer	48

List of Figures

Figure 1: STM32MP13x OSM LGA Module Block Diagram	11
Figure 2: STM32MP131, STM32MP133 & STM32MP135 Block Diagram	14
Figure 3: OSM LGA	16
Figure 4: Mechanical dimension of STM32MP13x OSM LGA Module	46

List of Tables

Table 1: Acronyms & Abbreviations	7
Table 2: Terminology	8
Table 3: OSM Pinouts	17
Table 4: STM32MP13x MPU IOMUX for OSM BGA interfaces	37
Table 5: Power Input Requirement	43
Table 6: Power Consumption	44
Table 7: Environmental Specification	45
Table 8: Orderable Product Part Numbers	47

1. INTRODUCTION

1.1 Purpose

This document is the Datasheet for the STMicroelectronics’s STM32MP13x MPU based OSM v1.1 specification compatible Size-0 LGA module. This board is fully supported by iWave Systems Technologies Pvt. Ltd. This Guide provides detailed information on the overall design and usage of the STM32MP13x OSM Module from a Hardware Systems perspective.

1.2 OSM LGA Module Overview

The OSM V1.1 (“Open Standard Modules™”) is a future proof and versatile standard for small size, low-cost embedded computer modules. Combining the following key characteristics like completely machine processible during soldering, assembly and testing, Pre-tinned LGA package in different possible packages for direct PCB soldering without connector.

The OSM Module definition targets application that requires low power, low cost, and high performance. The Modules are used as building blocks for portable and stationary embedded systems. The core SoC and support circuits, including DRAM, boot flash, power sequencing, SoC power supplies are concentrated on the Module. The Modules are used with application specific Carrier Boards that implement other features such as Gigabit Ethernet PHY, USB Connector, etc. The modular approach allows scalability, fast time to market and upgradability while still maintaining low costs, low power and small physical size.

STMicroelectronics’s STM32MP13x MPU based OSM LGA Module is rich with STM32MP13x features along with on Module DDR3L, QSPI and comes in the smallest OSM form factor of 30mm x 15mm (Size-0F). The Module PCB has 188 contacts which can be mounted as LGA/BGA on OSM carrier card.

1.3 List of Acronyms

The following acronyms will be used throughout this document.

Table 1: Acronyms & Abbreviations

Acronyms	Abbreviations
ARM	Advanced RISC Machine
CAN	Controller Area Network
CPU	Central Processing Unit
CTS	Clear to Send
DDR	Double Data Rate
EMS	Electronics manufacturing services
FLEXCAN	Flexible Control Area Network
GB	Giga Byte

STM32MP13x OSM Size-0F LGA Module Datasheet

Acronyms	Abbreviations
Gbps	Gigabits per sec
GPIO	General Purpose Input Output
FDCAN	Flexible Controller Area Network
I2C	Inter-Integrated Circuit
I2S	Inter-Integrated Sound
IC	Integrated Circuit
MHz	Mega Hertz
MPU	Micro Processor Unit
OSM	Open Standard Module
OTG	On-The-Go
PCB	Printed Circuit Board
SDMMC	Secure Digital and Multimedia Card
PMIC	Power management integrated circuits
RAM	Random Access Memory
RGMI	Reduced gigabit media-independent interface
RoHS	Restriction of Hazardous Substances
RTC	Real Time Clock
RTS	Request to Send
SAI	Serial Audio Interface
SD	Secure Digital
SoC	System on Chip
SOM	System On Module
SPI	Serial Peripheral Interface
UART	Universal Asynchronous Receiver/Transmitter
USB	Universal Serial Bus
USART	Universal Synchronous/Asynchronous Receiver/Transmitter
QSPI	Quad Serial Peripheral Interface

1.4 Terminology Description

In this document, wherever Signal Type is mentioned, below terminology is used.

Table 2: Terminology

Terminology	Description
I	Input Signal
O	Output Signal
IO	Bidirectional Input/output Signal
CMOS	Complementary Metal Oxide Semiconductor Signal
GBE	Gigabit Ethernet Signal
USB	Universal Serial Bus
OD	Open Drain Signal
OC	Open Collector Signal
Power	Power Pin

Terminology	Description
PU	Pull Up
PD	Pull Down
NA	Not Applicable
NC	Not Connected

Note: Signal Type does not include internal pull-ups or pull-downs implemented by the chip vendors and only includes the pull-ups or pull-downs implemented On-OSM.

1.5 References

- STM32MP131_Datasheet.pdf
- STM32MP133_Datasheet.pdf
- STM32MP135_Datasheet.pdf
- STM32MP13_RM.pdf
- OSM Hardware Specification V1.1
- OSM Design Guide 1.0

1.6 Important Note

In this document, wherever STM32MP13x SoC signal name is mentioned, it is followed as per below format for easy understanding.

- If SoC pin doesn't have multiplexing option or used for dedicated functionality then the signal name is mentioned as functionality name.

"Functionality Name"

Example: ETH1_RGMII_TXC

In this signal, ***ETH1_RGMII_TXC*** pad is used for same functionality.

- If SoC pin selected as GPIO function, then the signal name is mentioned as

"Functionality Description (GPIO Number)"

Example: BCONFIG_0(GPIO1_05)

In this signal, ***BCONFIG_0*** is the GPIO functionality and ***GPIO1_05*** is the GPIO number.

Note: The above naming is not applicable for other signals which are not connected to SoC.

2. ARCHITECTURE AND DESIGN

This section provides detailed information about STM32MP13x OSM LGA Module and Hardware architecture with high level block diagram.

2.1 STM32MP13x OSM LGA Module Block Diagram




Figure 1: STM32MP13x OSM LGA Module Block Diagram

2.2 STM32MP13x OSM Features

STM32MP13x OSM LGA Module supports the following features.

MPU

- STM32MP13 Applications Processor
 - STM32MP131: Cortex®-A7@upto 1 GHz
 - STM32MP133: Cortex®-A7@upto 1 GHz(From STM32MP131 additionally supports ETH2 & CAN)
 - STM32MP135: Cortex®-A7@upto 1 GHz(From STM32MP133 additionally supports Display & Camera)¹

Power

- STPMIC1EPQR

Memory

- DDR3L – 512MB (Expandable up to 1GB)²
- QSPI Flash – 16Mb

OSM LGA Interfaces

- RGMII x 1
- USB 2.0 OTG x 1
- USB 2.0 Host x 1
- SDMMC 8bit x 1
- SDMMC 4bit x 1
- I2C x 2
- CAN x 2³
- SPI x 2
- Data UART (with CTS & RTS) x 2
- Data UART (without CTS & RTS) x 2
- Debug Console UART x 1
- PWM x 6
- ADC x 2
- I2S x 2⁴
- JTAG x 1
- Tamper x 1⁵
- GPIOs x 16
- Boot Mode

General Specification

- Power Supply : 5V, 0.5A
- Form Factor : 15mm X 30mm (OSM V1.1 Specification)

- 1. Display and camera are not supported in this Module. For Display support, iWave offers one more Module with this CPU in the OSM Size-S form factor. For more details, contact iWave.*
- 2. Memory Size will differ based on iWave's Module Product Part Number.*
- 3. CAN support is available only when using STM32MP133 or STM32MP135 series SoCs.*
- 4. OSM supports common Master Clock, Frame Clock and Bit Clock for both I2S_A and I2S_B. The Clocks for I2S_B are supported through Vendor Defined/Reserved Pins of OSM. Refer I2S section for more details.*
- 5. Tamper is supported through OSM reserved pins as dedicated pins are not available in SOM.*

2.3 STM32MP13x MPU

iW-RainboW-G54M OSM LGA Module can support STM32MP13x series MPUs from STMicroelectronics. The STM32MP13x Family consists of three processors: STM32MP131, STM32MP133 & STM32MP135. The Major Difference between STM32MP13x SoCs are:

- STM32MP131: Cortex®-A7 up to 1 GHz, 26 Communication peripherals.
- STM32MP133: Cortex®-A7 up to 1 GHz, 29 Communication peripherals including CAN and Ethernet 2.
- STM32MP135: Cortex®-A7 up to 1 GHz, 30 Communication peripherals including CAN, Ethernet 2 and camera interface.

The STM32MP135C/F devices are based on the high-performance Arm® Cortex®-A7 32-bit RISC core operating at up to 1 GHz and supports Memory interfaces including DDR3L, Quad SPI and a wide range of peripheral I/Os.




Figure 2: STM32MP131, STM32MP133 & STM32MP135 Block Diagram

Note: The STM32MP13x processor offers numerous advanced features, please refer the latest STM32MP13x Datasheet & Reference Manual for Electrical characteristics and other information, which may be revised from time to time.

2.4 ST PMIC PMIC

The STM32MP13x OSM LGA Module uses STPMIC1EPQR (U3) for module power management. The STPMIC1EPQR features six LDOs, four buck and one boost regulator. It is a high-performance power management integrated circuit (PMIC) that provides a highly programmable/configurable architecture with fully integrated power devices and built-in one-time programmable memory that stores the key start up configurations, drastically reducing external components typically used to set output voltage and sequence of external regulators. Regulator parameters are adjustable through high-speed I2C (I2C4) after start up offering flexibility for different system states. The STPMIC1 comes in 44 pin WFQFN (5x6) Package and is placed on the Top side of the Module.

2.5 Memory

2.5.1 DDR3L

The STM32MP13x OSM LGA Module supports up to 1GB DDR3L SDRAM memory by using 16bit DDR channel of STM32MP13x MPU at 533MHz frequency. DDR3L part U1 is placed on Top side of the Module. The memory size in default configuration is 512MB. To customize the DDR3L memory size, contact iWave.

2.5.2 QSPI

The STM32MP13x OSM LGA Module supports 16Mb QSPI that can be used for storing the TF-A, Optee & U-Boot data. This is directly connected to QUADSPI controller of the STM32MP13x MPU and operates at 1.8V (I/O supply).

The QSPI memory (U4) is physically located on the Top side of the Module. The memory size of the QSPI flash can be customised (max 16Mb) based on the requirement by contacting iWave Support Team.

2.6 OSM LGA

OSM LGA has a standard pinout as per OSM Specification v1.1 The interfaces which are available at 188 contacts are explained in the following sections.




Figure 3: OSM LGA

Number of contacts - : 188 LGA Pads

Table 3: OSM Pinouts

OSM Pins	Signal
SIZE 0	
M18	ADC2_INP3(PA1)
N18	ADC2_INP8(PF11)
U19	BOOT_SEL1
R18	BOOT_SEL2
AB17	FDCAN1_RX(PG9)
AC17	FDCAN1_TX(PE10)
AB19	FDCAN2_RX(PB5)
AC19	FDCAN2_TX(PG0)
V17	CARRIER_PWR_EN
A15	GND
A16	NA
A17	GND
A18	GND
A19	GND
A20	NA
A21	GND
B15	GND
B16	GND
B17	GND
B18	GND
B19	GND
B20	GND
B21	GND
C15	NA
C17	NA
C19	NA
C21	NA
AC18	NA
F15	NA
E16	NA
R15	ETH1_RGMII_RX_CLK(PD7)
M15	ETH1_RGMII_RX_CTL(PA7)
L16	NA
N15	ETH1_RGMII_RXD2(PB0)
P15	ETH1_RGMII_RXD3(PB1)
J15	ETH1_RGMII_GTX_CLK(PC1)
K16	ETH1_RGMII_TX_CTL(PB11)
K15	ETH1_RGMII_RXD0(PC4)
L15	ETH1_RGMII_RXD1(PC5)

STM32MP13x OSM Size-0F LGA Module Datasheet

OSM Pins	Signal
H15	ETH1_RGMII_TXD0(PG13)
G15	ETH1_RGMII_TXD1(PG14)
H16	ETH1_RGMII_TXD2(PC2)
G16	ETH1_RGMII_TXD3(PE5)
N16	ETH1_RGMII_CLK125(PF12)
M17	VDD_1V8
T16	ETH1_MDC(PG2)
T15	ETH1_MDIO(PA2)
T17	FORCE_RECOV#
F16	GND
J16	GND
J20	GND
E21	GND
E15	GND
M16	GND
M20	GND
P18	GND
R16	GND
R20	GND
V16	GND
V20	GND
Y18	GND
AA14	GND
AA17	GND
AA19	GND
AA22	GND
AB15	GND
AB21	GND
D18	GND
L18	GND
F20	GND
D17	OSM_GPIO_A_0(PB10)
E17	OSM_GPIO_A_1(PB12)
F17	OSM_GPIO_A_2(PG15)
G17	OSM_GPIO_A_3(PG5)
H17	OSM_GPIO_A_4(PG7)
J17	OSM_GPIO_A_5(PH13)
K17	OSM_GPIO_A_6(PH2)
L17	OSM_GPIO_A_7(PH8)
D19	OSM_GPIO_B_0(PD5)
E19	OSM_GPIO_B_1(PD9)

STM32MP13x OSM Size-0F LGA Module Datasheet

OSM Pins	Signal
F19	OSM_GPIO_B_2(PI1)
G19	OSM_GPIO_B_3(PA8)
H19	OSM_GPIO_B_4(PD11)
J19	OSM_GPIO_B_5(PD13)
K19	OSM_GPIO_B_6(PA14)
L19	OSM_GPIO_B_7(PE2)
AA15	I2C3_SCL(PH3)
AA16	I2C3_SDA(PH14)
AA20	I2C5_SCL(PA11)
AA21	I2C5_SDA(PE13)
V21	SAI1_SD_B(PG10)
W21	SAI1_SD_A(PA5)
V19	SAI2_SD_B(PG3)
W19	SAI2_SD_A(PH11)
W20	SAI1_SCK_A(PC0)
W18	SAI1_FS_A(PE4)
V18	SAI1_MCLK_A(PD0)
R19	JTAG_NJTRST
P19	NA
N17	JTAG_TCK
P17	JTAG_TDI
R17	JTAG_TDO
N19	JTAG_TMS
E18	TIM1_CH1(PE9)
F18	TIM1_CH2(PA9)
G18	TIM1_CH4(PH9)
H18	TIM4_CH1(PD12)
J18	TIM4_CH3(PB8)
K18	TIM8_CH1(PB6)
T18	TAMP_IN3/TAMP_OUT4_RSVD1(PI2)*
T19	TAMP_IN8/TAMP_OUT1_RSVD2(PI0)*
Y13	NC
Y14	NC
AA13	SAI2_MCLK_A_RSVD(PA12)*
W17	VDD_RTC
J21	SDMMC1_CD_B(PF1)
F21	SDMMC1_CK(PC12)
E20	SDMMC1_CMD(PD2)
G20	SDMMC1_D0(PC8)
G21	SDMMC1_D1(PC9)
H20	SDMMC1_D2(PC10)

STM32MP13x OSM Size-0F LGA Module Datasheet

OSM Pins	Signal
H21	SDMMC1_D3(PC11)
C20	VDD_SD1
D21	SDMMC1_PWR_EN(PE8)
D20	SDMMC1_WP_B(PF2)
T21	SDMMC2_CD_B(PF5)
K20	SDMMC2_CK(PE3)
K21	SDMMC2_CMD(PG6)
L20	SDMMC2_D0(PB14)
L21	SDMMC2_D1(PB15)
M21	SDMMC2_D2(PB3)
N20	SDMMC2_D3(PB4)
N21	SDMMC2_D4(PF0)
P20	SDMMC2_D5(PB9)
P21	SDMMC2_D6(PC6)
R21	SDMMC2_D7(PC7)
T20	VDD_1V8
U21	SDMMC2_PWR_EN(PD4)
U20	SDMMC2_WP_B(PA15)
W15	SPI4_HOLD(PE7)
W16	SPI4_WP(PE6)
Y15	SPI4_NSS(PD10)
U16	SPI4_SCK(PE12)
U15	SPI4_MISO(PF3)
V15	SPI4_MOSI(PD1)
AA23	SPI1_NSS(PA4)
Y21	SPI1_SCK(PC3)
Y22	SPI1_MISO(PA6)
Y23	SPI1_MOSI(PA3)
U17	NRST
C18	BOOTFAIL_IN(PA13)
C14	UART8_CTS(PD14)
C13	UART8_RTS(PE14)
A14	UART8_RX(PE0)
B13	UART8_TX(PE1)
D16	USART3_CTS(PH10)
D15	USART3_RTS(PG8)
D14	USART3_RX(PG4)
D13	USART3_TX(PG11)
A22	UART7_RX(PF6)
B23	UART7_TX(PF7)
D22	UART4_RX(PD8)

STM32MP13x OSM Size-0F LGA Module Datasheet

OSM Pins	Signal
D23	UART4_TX(PD6)
C22	USART2_RX(PF4)
C23	USART2_TX(PH12)
AB13	USB_OTG_DM2
AC14	USB_OTG_DP2
AC16	USB_OTG_PWR_EN_GPIO(PD15)
AB14	USB_OTG_HS_ID(PA10)
AC15	USB_OTG_OC_GPIO(PB13)
AB16	VBUS_USBA
AB23	USB_DM1
AC22	USB_DP1
AC20	USB_HS_PWR_EN_GPIO(PE11)
AB22	USB_HS_ID
AC21	USB_HS_OC_GPIO(PD3)
AB20	USB_B_VBUS
AB18	V_BAT
AA18	V_BAT
M19	VDD_ADC
Y16	VDDQ_DDR_1V35
Y20	VDDCORE_1V25
Y19	VCC_IN_3V3
Y17	VCC_IN_5V
U18	VDD_1V8
B22	PONKEYN
C16	SAI2_SCK_A_VD(PG12)
P16	SAI2_FS_A_VD(PG1)

Note: * These signals are connected to the Reserved pins of the OSM and so will not be as per the OSM Specification.

2.6.1 RGMII Interface

The STM32MP13x based OSM LGA Module supports one RGMII interface through the OSM LGA. STM32MP13x MPU supports RGMII through the Ethernet controller - ETH1 and the RGMII Lanes are connected to ETH_A port of OSM LGA. Connection of the STM32MP13x to the world wide web or a local area network (LAN) is possible making use of a Gigabit Ethernet PHY which is to be placed off the module. The IO level of the RGMII lanes is fixed at 1.8V in the module and the same needs to be taken care of in the Carrier Board. The PHY can be selected which operates with a data transmission speed of 10 Mbit/s, 100 Mbit/s, or 1000 Mbit/s as per the requirement.

For more details on ETH1 pinouts on OSM LGA, refer the below table:

STM32MP13x OSM Size-0F LGA Module Datasheet

Pin No.	OSM Pin Name	OSM Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
H15	ETH_A_(S)(R)(G) MII_TXD0	ETH1_RGMII_TXD 0(PG13)	PG13/R9	O, 1.8V CMOS	Transmit data bit 0 (transmitted first) port A.
G15	ETH_A_(S)(R)(G) MII_TXD1	ETH1_RGMII_TXD 1(PG14)	PG14/T8	O, 1.8V CMOS	Transmit data bit 1 port A.
H16	ETH_A_(S)(R)(G) MII_TXD2	ETH1_RGMII_TXD 2(PC2)	PC2/U8	O, 1.8V CMOS	Transmit data bit 2 port A.
G16	ETH_A_(S)(R)(G) MII_TXD3	ETH1_RGMII_TXD 3(PE5)	PE5/L9	O, 1.8V CMOS	Transmit data bit 3 port A.
K16	ETH_A_(R)(G)MII _TX_EN(_ER)	ETH1_RGMII_TX_ CTL(PB11)	PB11/M6	O, 1.8V CMOS	Transmit enable (Error) port A.
J15	ETH_A_(R)(G)MII _TX_CLK	ETH1_RGMII_GTX _CLK(PC1)	PC1/R7	O, 1.8V CMOS	Transmit clock port A.
K15	ETH_A_(S)(R)(G) MII_RXD0	ETH1_RGMII_RXD 0(PC4)	PC4/K9	I, 1.8V CMOS	Receive data bit 0 (received first) port A.
L15	ETH_A_(S)(R)(G) MII_RXD1	ETH1_RGMII_RXD 1(PC5)	PC5/P8	I, 1.8V CMOS	Receive data bit 1 port A.
N15	ETH_A_(R)(G)MII _RXD2	ETH1_RGMII_RXD 2(PB0)	PB0/M8	I, 1.8V CMOS	Receive data bit 2 port A.
P15	ETH_A_(R)(G)MII _RXD3	ETH1_RGMII_RXD 3(PB1)	PB1/N8	I, 1.8V CMOS	Receive data bit 3 port A.
M15	ETH_A_(R)(G)MII _RX_DV(_ER)	ETH1_RGMII_RX_ CTL(PA7)	PA7/R6	I, 1.8V CMOS	Receive data valid port A.
R15	ETH_A_(R)(G)MII _RX_CLK	ETH1_RGMII_RX_ CLK(PD7)	PD7/R3	I, 1.8V CMOS	Receive clock port A.
N16	ETH_A_SDP	ETH1_RGMII_CLK 125(PF12)	PF12/J9	I, 1.8V CMOS	Ethernet port A System Defined Contact. MPU pin capable of Ethernet REFCLK Input functionality is connected this pin.
T15	ETH_MDIO	ETH1_MDIO(PA2)	PA2/R5	I/O, 1.8V CMOS	Management bus data signal for Ethernet.

STM32MP13x OSM Size-0F LGA Module Datasheet

Pin No.	OSM Pin Name	OSM Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
T16	ETH_MDC	ETH1_MDC(PG2)	PG2/U3	O, 1.8V CMOS	Management bus clock signal for Ethernet.
M17	ETH_IOPWR	VDD_1V8	NA	P, 1.8V	ETH voltage. It is used to provide the IO Voltage Level for all Ethernet interfaces. Here it is fixed to 1.8V.

2.6.2 USB 2.0 OTG & Host Interface

The STM32MP13x OSM LGA Module supports one USB2.0 OTG interface and one USB2.0 Host interface. STM32MP13x MPU supports two USB2.0 controllers supporting two independent USB core and includes the PHY and I/O interfaces to support this operation. The USB2 controller of the STM32MP13x MPU supports OTG operation and is connected to the USB_A port of OSM, while the USB1 controller of the STM32MP13x MPU supports only Host operation and is connected to the USB_B port of OSM. Both controllers support High Speed (480 Mbps), Full Speed (12 Mbps) and Low Speed (1.5 Mbps). The USB2 controller of the MPU i.e., USB_A of the OSM supports USB On-The-Go supplement to the USB 2.0 specification. For both the USB ports, to support Power enable Over Current functionality, GPIOs are connected to the specified OSM pins.

For more details on USB2.0 OTG pinouts on OSM LGA, refer the below table:

Pin No.	OSM Pin Name	OSM Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
AB13	USB_A_D_N	USB_OTG_DM2	USB_DM2/U9	I/O, USB	USB2.0 Port0 Data Negative.
AC14	USB_A_D_P	USB_OTG_DP2	USB_DP2/T9	I/O, USB	USB2.0 Port0 Data Positive.
AB14	USB_A_ID	USB_OTG_HS_ID(PA10)	PA10/J12	I OD, 1.8V CMOS/ 10K PU	USB OTG ID.
AC15	USB_A_OC#	USB_OTG_OC_GP IO(PB13)	PB13/B10	I OD, 1.8V CMOS/ 10K PU	USB2.0 Port0 Over Current Indicator.
AB16	USB_A_VBUS	VBUS_USBA	PI7/U13	I USB VBUS 5V	USB Port0 Power detection.
AC16	USB_A_EN	USB_OTG_PWR_ EN_GPIO(PD15)	PD15/A5	O, 1.8V CMOS	USB Power enable.

For more details on USB 2.0 Host pinouts on OSM LGA, refer the below table.

Pin No.	OSM Pin Name	OSM Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
AB23	USB_B_D_N	USB_DM1	USB_DM1/U12	I/O, USB	USB2.0 Port1 Data Negative.
AC22	USB_B_D_P	USB_DP1	USB_DP1/T12	I/O, USB	USB2.0 Port1 Data Positive.
AB22	USB_B_ID	USB_HS_ID	NA	I OD, 1.8V CMOS/ 10K PU	The pin is by default pulled up in the module.
AC21	USB_B_OC#	USB_HS_OC_GP IO(PD3)	PD3/G6	I OD 1.8V CMOS/ 10K PU	USB 2.0 Port1 Over Current Indicator.
AB20	USB_B_VBUS	NA	NA	NA	NC.
AC20	USB_B_EN	USB_HS_PWR_E N_GPIO(PE11)	PE11/E4	O, 1.8V CMOS	USB Power Enable.

2.6.3 Audio Interface

The STM32MP13x OSM LGA Module supports two I2S using the SAI1 and SAI2 controllers of the MPU. The SAI controllers can be configured as Master or Slave and has independent Frame, Bit & Master clocks. To bring flexibility and reconfigurability, each SAI contains two independent audio sub-blocks. Each block has its own clock generator and I/O line controller. Audio sampling frequencies up to 192 kHz are supported.

In STM32MP13x OSM LGA Module the transmitter is configured for asynchronous mode and the receiver is configured for synchronous mode, hence both transmitter and receiver will use the transmitter bit clock and frame sync. As the OSM supports common Frame, Bit and Master clocks for both the I2S_A and I2S_B, for the SAI2 interface the clocks are connected to the Vendor defined/Reserved pins providing more flexible usage of the Audio controllers.

For pinouts on OSM LGA, refer below table:

Pin No.	OSM Pin Name	OSM LGA Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
V18	I2S_MCLK	SAI1_MCLK_A(PD0)	PD0/E1	I/O, 1.8V CMOS	Master Clock output for channel1.
W18	I2S_LRCLK	SAI1_FS_A(PE4)	PE4/K1	I/O, 1.8V CMOS	I2s channel1 Left Right Synchronization Clock.
W20	I2S_BITCLK	SAI1_SCK_A(PC0)	PC0/T4	I/O, 1.8V CMOS	I2S Channel1 Digital Audio Clock.
V21	I2S_A_DATA_IN	SAI1_SD_B(PG10)	PG10/H2	I/O, 1.8V CMOS	Serial Audio Interface Channel1 Data Input.
W21	I2S_A_DATA_OUT	SAI1_SD_A(PA5)	PA5/M7	I/O, 1.8V CMOS	Serial Audio Interface Channel1 Data Output.
V19	I2S_B_DATA_IN	SAI2_SD_B(PG3)	PG3/U2	I/O, 1.8V CMOS	Serial Audio Interface Channel2 Data Input.
W19	I2S_B_DATA_OUT	SAI2_SD_A(PH11)	PH11/H7	I/O, 1.8V CMOS	Serial Audio Interface Channel2 Data Output.
AA13	RSVD5	SAI2_MCLK_A_RSVD(PA12)	PA12/F2	I/O, 1.8V CMOS	Master Clock output for channel2.
C16	VENDOR DEFINED2	SAI2_SCK_A_VD(PG12)	PG12/L6	I/O, 1.8V CMOS	I2S Channel2 Digital Audio Clock.
P16	VENDOR DEFINED3	SAI2_FS_A_VD(PG1)	PG1/P4	I/O, 1.8V CMOS	I2S Channel2 Left Right Synchronization Clock.

Note: The AA13 pin of the OSM is not a dedicated pin for I2S. In this module for supporting the functionality, the Reserved pin is used. Similarly, Pins C16 and P16 are Vendor defined pins of the OSM, which is utilized here for I2S clock support.

2.6.4 SPI Interface

The STM32MP13x OSM supports two Serial Peripheral Interface (SPI) module that allow communication at up to 50 Mbit/s in master and slave modes, in half-duplex, full-duplex and simplex modes. The STM32MP13x OSM supports SPI_A using the SPI4 controller and SPI_B using the SPI1 controller of the MPU. For the Hold and Write Protect Flexibility in SPI_A, GPIOs are connected to the respective pins of OSM.

For more details on SPI pinouts, refer below table:

Pin No.	OSM Pin Name	OSM LGA Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
U15	SPI_A_SDI_(IO0)	SPI4_MISO(PF3)	PF3/B9	I, 1.8V CMOS	SPI4 Master IN and Slave OUT.
V15	SPI_A_SDO_(IO1)	SPI4_MOSI(PD1)	PD1/C2	O, 1.8V CMOS	SPI4 Master OUT and Slave IN.
W16	SPI_A_WP_(IO2)	SPI4_WP(PE6)	PE6/R2	O, 1.8V CMOS	SPI4 Write Protect.
W15	SPI_A_HOLD_(IO3)	SPI4_HOLD(PE7)	PE7/C4	O, 1.8V CMOS	SPI4 Suspends Serial Input.
Y15	SPI_A_CS0#	SPI4_NSS(PD10)	PD10/D3	O, 1.8V CMOS	SPI4 Master Chip Select 0.
U16	SPI_A_SCK	SPI4_SCK(PE12)	PE12/B1	O, 1.8V CMOS	SPI4 Serial Data Clock.
Y22	SPI_B_SDI	SPI1_MISO(PA6)	PA6/R8	I, 1.8V CMOS	SPI1 Master IN and Slave OUT.
Y23	SPI_B_SDO	SPI1_MOSI(PA3)	PA3/T7	O, 1.8V CMOS	SPI1 Master OUT and Slave IN.
AA23	SPI_B_CS0#	SPI1_NSS(PA4)	PA4/N7	O, 1.8V CMOS	SPI B Master Chip Select 0.
Y21	SPI_B_SCK	SPI1_SCK(PC3)	PC3/P7	O, 1.8V CMOS	SPI B Serial Data Clock.

2.6.5 Data UART

The STM32MP13x OSM supports four UART channels excluding the console UART. The UART_A and UART_B are connected to the UART8 and USART3 controllers of the MPU and supports flow control. Similarly, the UART_C and UART_D are connected to the UART7 and USART2 controllers of the MPU and does not support flow control. They are able to communicate at speeds of up to 10 Mbit/s.

For more details on UART pinouts, refer below table:

Pin No.	OSM Pin Name	OSM LGA Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
A14	UART_A_RX	UART8_RX(PE0)	PE0/B3	I, 1.8V CMOS	UART8 Receiver.
B13	UART_A_TX	UART8_TX(PE1)	PE1/C3	O, 1.8V CMOS	UART8 Transmitter.
C13	UART_A_RTS	UART8_RTS(PE14)	PE14/E2	O, 1.8V CMOS	"Request to Send" handshake line for UART8.
C14	UART_A_CTS	UART8_CTS(PD14)	PD14/F7	I, 1.8V CMOS	"Clear to Send" handshake line for UART8.
D14	UART_B_RX	USART3_RX(PG4)	PG4/C9	I, 1.8V CMOS	USART3 Receiver.
D13	UART_B_TX	USART3_TX(PG11)	PG11/R1	O, 1.8V CMOS	USART3 Transmitter.
D15	UART_B_RTS	USART3_RTS(PG8)	PG8/J3	O, 1.8V CMOS	USART3 Request to Send.
D16	UART_B_CTS	USART3_CTS(PH10)	PH10/C11	I, 1.8V CMOS	USART3 Clear to Send.
A22	UART_C_RX	UART7_RX(PF6)	PF6/L1	I, 1.8V CMOS	UART7 Receiver.
B23	UART_C_TX	UART7_TX(PF7)	PF7/J7	O, 1.8V CMOS	UART7 Transmitter.
C22	UART_D_RX	USART2_RX(PF4)	PF4/P3	I, 1.8V CMOS	USART2 Receiver.
C23	UART_D_TX	USART2_TX(PH12)	PH12/G7	O, 1.8V CMOS	USART2 Transmitter.

2.6.6 Console UART

In STM32MP13x OSM UART4 is connected to the Console UART port of OSM and is used for getting the console prints.

For more details on UART pinouts, refer below table:

Pin No.	OSM Pin Name	OSM LGA Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
D22	UART_CON_RX	UART4_RX(PD8)	PD8/B2	I, 10K PU 1.8V CMOS	UART4 Receiver.
D23	UART_CON_TX	UART4_TX(PD6)	PD6/G9	O, 1.8V CMOS	UART4 Transmitter.

2.6.7 CAN Interface

The STM32MP13x OSM supports two FDCAN through FDCAN1 and FDCAN2 Controllers of the MPU. Flexible Controller Area Network (FlexCAN) module is a communication controller implementing the CAN protocol according to the CAN with Flexible Data rate (CAN FD) protocol and the CAN 2.0B protocol specification.

The CAN protocol was primarily designed to be used as a vehicle serial data bus meeting the specific requirements of this field: real-time processing, reliable operation in the EMI environment of a vehicle, cost-effectiveness and required bandwidth. The FLEXCAN module is a full implementation of the CAN protocol specification, which supports both standard and extended message frames. 64 Message Buffers are supported by the FlexCAN module.

The STM32MP13x MPU supports two CAN interface and are connected to OSM LGA. This feature is not available when using STM32MP131 MPU.

For more details of CAN pinouts on OSM LGA, refer below table:

Pin No.	OSM Pin Name	OSM LGA Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
AC17	CAN_A_TX	FDCAN1_TX(PE10)	PE10/C7	O, 1.8V CMOS	CAN 1 Transmitter.
AB17	CAN_A_RX	FDCAN1_RX(PG9)	PG9/G5	I, 1.8V CMOS	CAN 1 Receiver.
AC19	CAN_B_TX	FDCAN2_TX(PG0)	PG0/A4	O, 1.8V CMOS	CAN 2 Transmitter.
AB19	CAN_B_RX	FDCAN2_RX(PB5)	PB5/F9	I, 1.8V CMOS	CAN 2 Receiver.

2.6.8 SDIO Interface

STM32MP13x OSM supports one 4-bit and one 8-bit SDMMC. SDMMC1 is connected to the 4-bit SDIO_A port and SDMMC2 is connected to the 8-bit SDIO_B port of the OSM. They can be used for interfacing with ABH bus, SD Memory Cards and SDIO Cards and MMC devices. It is fully compliant with Multi-Media Card System Specification Version 4.51, SD memory card specifications version 4.1 & SDIO card specification version 4.0.

When SDMMC1 is used for Micro SD or Standard SD, voltage switching support is not available on the module to support voltage switching. For supporting SD in high-speed mode, level translator with voltage switching support needs to be implemented off the module. The SDMMC1 IO voltage is supplied by the LDO5 output of the PMIC. By default, the IO voltage level of SDMMC1 is set to 3.3V. The SDMMC IO voltage for SDMMC2 is fixed to 1.8V.

For more details of SDIO_A pinouts on OSM LGA, refer below table:

Pin No.	OSM Pin Name	OSM LGA Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
F21	SDIO_A_CLK	SDMMC1_CK(PC12)	PC12/B13	O, 3.3V CMOS, 10K PD	SDMMC1 Clock.
E20	SDIO_A_CMD	SDMMC1_CMD(PD2)	PD2/G11	I/ O, 3.3V CMOS	SDMMC1 Command/Response.
G20	SDIO_A_DO	SDMMC1_D0(PC8)	PC8/C13	I/ O, 3.3V CMOS	SDMMC1 Data Lines.
G21	SDIO_A_D1	SDMMC1_D1(PC9)	PC9/G12	I/ O, 3.3V CMOS	SDMMC1 Data Lines.
H20	SDIO_A_D2	SDMMC1_D2(PC10)	PC10/F11	I/ O, 3.3V CMOS	SDMMC1 Data Lines.
H21	SDIO_A_D3	SDMMC1_D3(PC11)	PC11/C12	I/ O, 3.3V CMOS	SDMMC1 Data Lines.
J21	SDIO_A_CD#	SDMMC1_CD_B(PF1)	PF1/A8	I OD, 1.8V CMOS, PU10K	SDMMC1 Card Detect
D20	SDIO_A_WP	SDMMC1_WP_B(PF2)	PF2/B7	I OD, 1.8V CMOS, PU10K	SDMMC1 Write Protect.
D21	SDIO_A_PWR_EN	SDMMC1_PWR_EN(PE8)	PE8/F8	O, 1.8V CMOS, 10K PU	SDMMC1 Power Enable.
C20	SDIO_A_IOPWR	VDD_SD1	NA	P, 3.3V	SDMMC1 IO Voltage Output

STM32MP13x OSM Size-0F LGA Module Datasheet

For more details of SDIO_B pinouts on OSM LGA, refer below table:

Pin No.	OSM Pin Name	OSM LGA Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
K20	SDIO_B_CLK	SDMMC2_CK(PE3)	PE3/B12	O, 1.8V CMOS, PU 10K	SDMMC2 Clock.
K21	SDIO_B_CMD	SDMMC2_CMD(PG6)	PG6/H10	I/O, 1.8V CMOS, PU10K	SDMMC2 Command/Response.
L20	SDIO_B_D0	SDMMC2_D0(PB14)	PB14/A12	I/O, 1.8V CMOS, PU10K	SDMMC2 Data lines.
L21	SDIO_B_D1	SDMMC2_D1(PB15)	PB15/D11	I/O, 1.8V CMOS	SDMMC2 Data lines.
M21	SDIO_B_D2	SDMMC2_D2(PB3)	PB3/B11	I/O, 1.8V CMOS	SDMMC2 Data lines.
N20	SDIO_B_D3	SDMMC2_D3(PB4)	PB4/E11	I/O, 1.8V CMOS	SDMMC2 Data lines.
N21	SDIO_B_D4	SDMMC2_D4(PF0)	PF0/A11	I/O, 1.8V CMOS	SDMMC2 Data lines.
P20	SDIO_B_D5	SDMMC2_D5(PB9)	PB9/C10	I/O, 1.8V CMOS	SDMMC2 Data lines.
P21	SDIO_B_D6	SDMMC2_D6(PC6)	PC6/A10	I/O, 1.8V CMOS	SDMMC2 Data lines.
R21	SDIO_B_D7	SDMMC2_D7(PC7)	PC7/A9	I/O, 1.8V CMOS	SDMMC2 Data lines.
T21	SDIO_B_CD#	SDMMC2_CD_B(PF5)	PF5/D1	I OD, 1.8V CMOS, PU 10K	SDMMC2 Card Detect.
U20	SDIO_B_WP	SDMMC2_WP_B(PA15)	PA15/E7	I OD, 1.8VCMOS, PU 10K	SDMMC2 Write Protect.
U21	SDIO_B_PWR_EN	SDMMC2_PWR_EN(PD4)	PD4/A2	O, 1.8V CMOS	SDMMC2 Power Enable.
T20	SDIO_B-IOPWR	VDD_SD2	NA	P, 1.8V	SDMMC2 Voltage.

2.6.9 ADC Interface

STM32MP13x OSM supports two ADCs through the ADC2 controller of the MPU, whose resolution can be configured to 12, 10, 8 or 6-bit. Each ADC shares up to 18 external channels, performing conversions in the single-shot or scan mode. Each ADC can be served by a DMA controller, thus allowing the automatic transfer of ADC converted values to a destination location without any software action.

For more details on ADC pinouts on OSM LGA, refer below table:

Pin No.	OSM Pin Name	OSM LGA Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
M18	ADC_0	ADC2_INP3(PA1)	PA1/K8	Analog, 0V-1.8V	Analog Digital Converter 0.
N18	ADC_1	ADC2_INP8(PF11)	PF11/L8	Analog, 0V-1.8V	Analog Digital Converter 1.

2.6.10 I2C Interface

The STM32MP13x based OSM supports two I2C interfaces on the OSM LGA. STM32MP13x MPU's I2C3 & I2C5 interfaces are connected to the I2C_A and I2C_B ports of the OSM LGA respectively. The I2C bus can be operated in Master and slave modes and is multi-Master capable. These I2Cs can operate in Standard, Fast and Fast Plus modes and can utilize 7-bit or 10-bit addressing.

For more details of I2C pinouts on OSM LGA, refer below table:

Pin No.	OSM Pin Name	OSM LGA Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
AA15	I2C_A_SCL	I2C3_SCL(PH3)	PH3/T2	I/O OD, 1.8V CMOS 1.5K PU	I2C3 Clock Signal.
AA16	I2C_A_SDA	I2C3_SDA(PH14)	PH14/B6	I/O OD, 1.8V CMOS 1.5K PU	I2C3 Data Signal.
AA20	I2C_B_SCL	I2C5_SCL(PA11)	PA11/N5	I/O OD, 1.8V CMOS 1.5K PU	I2C5 Clock Signal.
AA21	I2C_B_SDA	I2C5_SDA(PE13)	PE13/C1	I/O OD, 1.8V CMOS 1.5K PU	I2C5 Data Signal.

2.6.11 PWM Interface

The STM32MP13x OSM supports 6 PWM Timers over the PWM pins of OSM. They can have max timer clock frequency of 209MHz.

For more details of PWM pinouts on OSM LGA, refer below table:

Pin No.	OSM Pin Name	OSM LGA Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
E18	PWM_0	TIM1_CH1(PE9)	PE9/A3	O, 1.8V CMOS	Pulse width modulation 0
F18	PWM_1	TIM1_CH2(PA9)	PA9/D2	O, 1.8V CMOS	Pulse width modulation 1
G18	PWM_2	TIM1_CH4(PH9)	PH9/D9	O, 1.8V CMOS	Pulse width modulation 2
H18	PWM_3	TIM4_CH1(PD12)	PD12/D7	O, 1.8V CMOS	Pulse width modulation 3
J18	PWM_4	TIM4_CH3(PB8)	PB8/G4	O, 1.8V CMOS	Pulse width modulation 4
K18	PWM_5	TIM8_CH1(PB6)	PB6/G3	O, 1.8V CMOS	Pulse width modulation 5

2.6.12 JTAG

The STM32MP13x based OSM supports JTAG interface for the MPU debug purpose. It can be used for Arm® CoreSight™ trace and debug. The PU & PD required for the JTAG signals are provided in the MPU itself, eliminating the external requirement for Pull resistors and so can be easily connected to the JTAG debugger. The JTAG port contains an access detection mechanism which blocks unauthorized access via the debug port if configured as a tamper. The System JTAG Controller (SJC) provides debug and test control with the maximum security. The test access port (TAP) is designed to support features compatible with the IEEE Standard 1149.1 v2001 (JTAG).

For more details on JTAG pinouts on OSM LGA, refer below table:

Pin No.	OSM Pin Name	OSM LGA Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
N17	JTAG_TCK(SWCLK)	JTAG_TCK(PF14)	PF14/U4	I, 1.8V CMOS	JTAG Test Clock.
N19	JTAG_TMS(SWDIO)	JTAG_TMS(PF15)	PF15/L10	I, 1.8V CMOS	JTAG Test Mode Select.
P17	JTAG_TDI	JTAG_TDI(PH4)	PH4/T13	I, 1.8V CMOS	JTAG Test Data Input.
P19	JTAG_RTCK	NA	NA	NA	NC.
R17	JTAG_TDO	JTAG_TDO(PH5)	PH5/L12	O, 1.8V CMOS	JTAG Test Data Output.
R19	JTAG_NTRST	JTAG_NJTRST	NJTRST/R10	I, 1.8V CMOS	JTAG Test Reset, Active Low.

2.6.13 OSM GPIOs

The STM32MP13x OSM supports 16 dedicated GPIOs on OSM LGA through the OSM GPIO banks GPIO_A [7:0] & GPIO_B [7:0] of OSM. Most of the STM32MP13x MPU Pins are made available on OSM LGA and can be configured as GPIO with interrupt capable (if not used as other interface). The STM32MP13x MPU's GPIO (general-purpose input/output) peripheral provides dedicated general-purpose pins that can be configured as either inputs or outputs.

When configured as an output, it is possible to write to an internal register to control the state driven on the output pin. When configured as an input, it is possible to detect the state of the input by reading the state of an internal register. In addition, some GPIO peripherals can produce CORE interrupts.

Almost all the MPU pins supports GPIO functionality and is supported as GPIO function instead of an alternate/additional function.

For more details on GPIO Interface pinouts on OSM LGA, refer the below table.

Pin No.	OSM Pin Name	OSM LGA Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
D17	GPIO_A_0	OSM_GPIO_A_0(PB10)	PB10/G10	I/O, 1.8V CMOS	OSM General Purpose Input/output A0.
E17	GPIO_A_1	OSM_GPIO_A_1(PB12)	PB12/A7	I/O, 1.8V CMOS	OSM General Purpose Input/output A1.
F17	GPIO_A_2	OSM_GPIO_A_2(PG15)	PG15/G8	I/O, 1.8V CMOS	OSM General Purpose Input/output A2.
G17	GPIO_A_3	OSM_GPIO_A_3(PG5)	PG5/H1	I/O, 1.8V CMOS	OSM General Purpose Input/output A3.
H17	GPIO_A_4	OSM_GPIO_A_4(PG7)	PG7/C8	I/O, 1.8V CMOS	OSM General Purpose Input/output A4.
J17	GPIO_A_5	OSM_GPIO_A_5(PH13)	PH13/E9	I/O, 1.8V CMOS	OSM General Purpose Input/output A5.
K17	GPIO_A_6/SPI_A_CS1#	OSM_GPIO_A_6(PH2)	PH2/G2	I/O, 1.8V CMOS	OSM General Purpose Input/output A6.
L17	GPIO_A_7/SPI_B_CS1#	OSM_GPIO_A_7(PH8)	PH8/F1	I/O, 1.8V CMOS	OSM General Purpose Input/output A7.
D19	GPIO_B_0	OSM_GPIO_B_0(PD5)	PD5/B4	I/O, 1.8V CMOS	OSM General Purpose Input/output B0.
E19	GPIO_B_1	OSM_GPIO_B_1(PD9)	PD9/B5	I/O, 1.8V CMOS	OSM General Purpose Input/output B1.
F19	GPIO_B_2	OSM_GPIO_B_2(PI1)	PI1/N4	I/O, 1.8V CMOS	OSM General Purpose Input/output B2.
G19	GPIO_B_3	OSM_GPIO_B_3(PA8)	PA8/J8	I/O, 1.8V CMOS	OSM General Purpose Input/output B3.
H19	GPIO_B_4	OSM_GPIO_B_4(PD11)	PD11/G1	I/O, 1.8V CMOS	OSM General Purpose Input/output B4.
J19	GPIO_B_5	OSM_GPIO_B_5(PD13)	PD13/N1	I/O, 1.8V CMOS	OSM General Purpose Input/Output B5.
K19	GPIO_B_6	OSM_GPIO_B_6(PA14)	PA14/R11	I/O, 1.8V CMOS	OSM General Purpose Input/output B6.

STM32MP13x OSM Size-0F LGA Module Datasheet

Pin No.	OSM Pin Name	OSM LGA Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
L19	GPIO_B_7	OSM_GPIO_B_7(PE2)	PE2/T1	I/O, 1.8V CMOS	OSM General Purpose Input/output B7.

2.6.14 TAMPER

The STM32MP13x OSM LGA module supports two Tamper pins through reserved pins as dedicated pins are not available in OSM for Tamper functionality. Both the Tamper pins can be configured as either Input or Output. By default, these pins are not assigned Tamper functionality by default. These signals can also be configured and used as GPIOs.

For more details on Tamper Interface pinouts on OSM LGA, refer the below table.

Pin No.	OSM Pin Name	OSM LGA Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
T18	RSVD1	TAMP_IN3/TAMP_O UT4_RSVD1(PI2)	PI2/J4	I/O, 1.8V CMOS	Tamper IN3 or Out4
T19	RSVD2	TAMP_IN8/TAMP_O UT1_RSVD2(PI0)	PI0/N3	I/O, 1.8V CMOS	Tamper IN8 or OUT1

Note: Tamper support is not available in the OSM Specification and the Reserved pins of OSM are used for supporting the feature. So, this feature will not be as per the OSM Standard.

2.6.15 Control Signals

The STM32MP13x OSM LGA module supports control signals for the module and Carrier Card control as per the OSM specifications.

For more details on OSM Control Signals pinouts on OSM LGA, refer below table:

Pin No.	OSM Pin Name	OSM LGA Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
U17	SYS_RST#	NRST	NRST/K10	I OD, 1.8V CMOS 10K PU	Hard RESET Input to Module.
V17	CARRIER_PWR_EN	CARRIER_PWR_E N	NA	O, 1.8V CMOS, 10K PU	Carrier Board power should be enabled only after the CARRIER_PWR_ON signal goes High.
C18	TEST_GENERIC	BOOTFAIL_IN(PA1 3)	PA13/K7	O, 1.8V CMOS	This signal can be used for monitoring Boot failure. This signal can also be used as a GPIO.
B22	VENDOR_DEFINED1	PONKEYN	NA	I OD, 1.8V CMOS	PMIC User Power On Key.

2.6.16 Boot Selection

STM32MP13x OSM supports two boot selection pins and a force recovery pin which can be used for switching between the supported boot media and also for switching to programming mode using USB/UART.

For more details on Boot Selection Signals pinouts on OSM LGA, refer the below table.

Pin No.	OSM Pin Name	OSM LGA Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
U19	BOOT_SEL0#	BOOT_SEL1	PI5-BOOT1/N11	I OD, 1.8V CMOS, 1K PU	BOOT_SEL[1:0] 00 - QSPI Boot 10 - SD Boot (SDMMC1)
R18	BOOT_SEL1#	BOOT_SEL2	PI6-BOOT2/M11	I OD, 1.8V CMOS, 1K PU	
T17	FORCE_RECOVERY#	FORCE_RECOV#	NA	I OD, 1.8V CMOS, 10K PU	Pulling this signal low switches, the OSM to programming mode irrespective of the state of Boot Selection pins.

2.6.17 Vendor defined

In STM32MP13x based OSM, some additionally functionality/GPIOs are supported through Vendor Defined Contacts.

For more details on Vendor defined Signals pinouts on OSM LGA, refer the below table.

Pin No.	OSM Pin Name	OSM LGA Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
B22	VENDOR DEFINED1	PONKEYN	NA	I OD, 1.8V CMOS	PMIC User Power ON Key.
C16	VENDOR DEFINED2	SAI2_SCK_A_VD(PG1 2)	PG12/L6	I/O, 1.8V CMOS	I2S Channel2 Digital Audio Clock.
P16	VENDOR DEFINED3	SAI2_FS_A_VD(PG1)	PG1/P4	I/O, 1.8V CMOS	I2S Channel2 Left Right Synchronization Clock.

Note: These signals are also covered in their corresponding sections.

STM32MP13x OSM Size-0F LGA Module Datasheet

2.6.18 Power and GND

The STM32MP13x OSM LGA Module works with 5V power input (VCC) from OSM LGA and generates all other required powers internally On-Module itself. STM32MP13x OSM LGA Module also supports coin cell power input (VDD_RTC) from OSM LGA to On-Module RTC controller (MPU Internal) for real time clock.

For more details on Power & GND Signals pinouts on OSM LGA, refer the below table.

Pin No.	OSM Pin Name	OSM LGA Signal Name	SoC Ball Name/ Pin Number	Signal Type/ Termination	Description
Y17	VCC_IN_5V	VCC_IN_5V	NA	I, 5V Power	Supply Voltage.
Y19	VCC_IN_3V3	NA	NA	NA	3.3V input is not supported in this Module.
D18,E15,E21,F16,F20,J16,J20,L18,M16,M20,P18,R16,R20,V16,V20,Y18,AA14,AA17,AA19,AA22,AB15,AB21	GND	GND	NA	Power	Ground.
W17	VDD_RTC	VDD_RTC	NA	I, 3V Power	3V coin cell input for RTC.

2.7 STM32MP13x Pin Multiplexing on OSM BGA

The STM32MP13x MPU IO pins have many alternate functions and can be configured to any one of the alternate functions based on the requirement, also most of the STM32MP13x MPU's IO pins can be configured as GPIO if required. The below table provides the details of STM32MP13x MPU pin connections to the OSM LGA and with selected pin function highlighted and available alternate functions. This table has been prepared by referring STMicroelectronics's STM32MP13x MPU's Datasheet.

Important Note:

1. It is strongly recommended to use the pin function same as selected in the OSM BGA for iWave's BSP reusability and to have compatible OSM modules in future for upgradability.
2. Signals in black are available in all 131, 133 and 135
2. Signals in blue are available in both 133 and 135.
3. Signals in red are available only in 135.
4. Signals highlighted are the default function selected.
5. Almost all CPU pins supports GPIO functionality which will not be listed in the Alternate/Additional functions.

Table 4: STM32MP13x MPU IOMUX for OSM BGA interfaces

Interface	OSM Pin Number	STM32MP13x SoC Pin Number	Function 0	Function 1	Function 2	Function 3	Function 4	Function 5	Function 6	Function 7	Function 8	Function 9	Function 10	Function 11	Function 12	Function 13	Function 14	Function 15	Alternate Function	Default	
ETH1	H15	R9		LPTIM1_OUT						USART6_CTS/U SART6_NSS				ETH1_TXD0					ADC2_INP6, ADC2_INN2	ETH1_TXD0	
	G15	T8		LPTIM1_ETR					SAI2_D1	USART6_TX			SAI2_SD_A	ETH1_TXD1							ETH1_TXD1
	H16	U8		SPI5_NSS				I2S1_WS/SPI1_ NSS	SAI2_MCLK_A	USART1_DE/U SART1_RTS			SAI2_CK1	ETH1_TXD2					ADC1_INP15	ETH1_TXD2	
	G16	L9			SAI2_SCK_B	TIM8_CH3	TIM15_CH1				UART4_RX		ETH1_TXD3		FMC_NE1						ETH1_TXD3
	K16	M6		TIM2_CH4			LPTIM1_OUT	I2C5_SMBA			USART3_RX				ETH1_TX_CTL/ ETH1_TX_EN						ETH1_TX_CTL
	J15	R7					DFSDM1_DATI N0		SAI1_D3				ETH1_CRD_DV/ ETH1_RX_DV	ETH1_GTX_CLK					ADC2_INP2	ETH1_GTX_CLK	
	K15	K9			TIM3_ETR	DFSDM1_CKIN 2	SAI1_D3	I2S1_MCK			UART5_DE/UA RT5_RTS	SPDIFRX_IN2		ETH1_RXD0	SAI2_D3				ADC1_INP4, ADC2_INP4	ETH1_RXD0	
	L15	P8				DFSDM1_DATI N2	SAI2_D4	I2S_CKIN	SAI1_D4	USART2_CTS/U SART2_NSS		SPDIFRX_IN3		ETH1_RXD1					ADC1_INP10, ADC2_INP10	ETH1_RXD1	
	N15	M8	DEBUG_DBTRG I	TIM1_CH2N	TIM3_CH3	TIM8_CH2N	USART1_RX	I2S1_MCK	SAI2_FS_A	USART1_CK	UART4_CTS		SAI2_D2	ETH1_RXD2					ADC1_INP9, ADC1_INN5, ADC2_INP9, ADC2_INN5	ETH1_RXD2	
	P15	N8		TIM1_CH3N	TIM3_CH4	TIM8_CH3N		I2S1_CK/SPI1_ SCK	DFSDM1_DATI N1	UART4_RX				ETH1_RXD3					ADC1_INP5, ADC2_INP5	ETH1_RXD3	
	M15	R6		TIM1_CH1N	TIM3_CH2	TIM8_CH1N	SAI2_D1	I2S1_CK/SPI1_ SCK		USART1_CTS/U SART1_NSS		TIM14_CH1		ETH1_CRD_DV/ ETH1_RX_CTL/ ETH1_RX_DV	SAI2_SD_A				ADC1_INP16	ETH1_RX_CTL	
	R15	R3	RCC_MCO_1				USART2_CK	I2C2_SCL	I2C3_SDA			SPDIFRX_IN0	ETH1_REF_CLK/ ETH1_RX_CLK	QUADSPI_BK1 _IO2	FMC_NE1						ETH1_RX_CLK
	N16	J9						I2S1_WS/SPI1_ NSS	SAI1_SD_A		UART4_TX		ETH1_TX_ER	ETH1_CLK125					ADC1_INP6, ADC1_INN2	ETH1_CLK125	
	T15	R5		TIM2_CH3	TIM5_CH3	LPTIM4_OUT	TIM15_CH1			USART2_TX				ETH1_MDIO					ADC1_INP1, ADC2_INP1	ETH1_MDIO	
	T16	U3		MCO2			TIM8_BKIN							SAI2_MCLK_B	ETH1_MDC		DCMIPP_D1				ETH1_MDC

STM32MP13x OSM Size-0F LGA Module Datasheet

Interface	OSM Pin Number	STM32MP13x SoC Pin Number	Function 0	Function 1	Function 2	Function 3	Function 4	Function 5	Function 6	Function 7	Function 8	Function 9	Function 10	Function 11	Function 12	Function 13	Function 14	Function 15	Alternate Function	Default					
USB OTG2.0	AB23	U12	USB_DM1																USBH_HS_DM1	USBH_HS1_DM					
	AB13	U9	USB_DM2																USBH_HS_DM2 (boot), OTG_HS_DM	USB_OTG_HS_DM					
	AC22	T12	USB_DP1																USBH_HS_DP1	USBH_HS_DP1					
	AC14	T9	USB_DP2																USBH_HS_DP2 (boot), OTG_HS_DP	USB_OTG_HS_DP					
	AB14	J12	PA10			TIM1_CH3													OTG_HS_ID	USB_OTG_HS_ID					
USB HOST	AB20	U13	PI7																OTG_HS_VBUS	USB_OTG_HS_VBUS					
	AC20	E4	PE11			TIM1_CH2			USART2_CTS/USART2_NSS	SAI1_D2	I2S4_SDO/SPI4_MOSI	SAI1_FS_A	USART6_CK			LTDC_R0	ETH2_TX_ER	ETH1_TX_ER	FMC_D8/FMC_DA8	DCMIPP_D10	LTDC_R5		HS_PWR_EN		
	AC21	G6	PD3						TIM2_CH1/TIM2_ETR	USART2_CTS/USART2_NSS	DFSDM1_CKOUT	I2C1_SDA	SAI1_D3						FMC_CLK	DCMIPP_D5			HS_OC		
	AC15	B10	PB13	DEBUG_TRACE_CLK		TIM1_CH1N					LPTIM2_OUT	I2S2_WS/SPI2_NSS	I2C4_SCL		SDMMC1_D12_3DIR	FDCAN2_TX			UART5_TX		LTDC_CLK			OTG_OC	
	AC16	A5	PD15			USART2_RX	TIM4_CH4	DFSDM1_DATI_N2								QUADSPI_BK1_IO3				FMC_D1/FMC_DA1		LTDC_B5		OTG_PWR_EN	
SAI	W21	M7		TIM2_CH1/TIM2_ETR	USART2_CK	TIM8_CH1N	SAI1_D1	I2S1_WS/SPI1_NSS	SAI1_SD_A							ETH1_PPS_OUT	ETH2_PPS_OUT						ADC1_INP2	SAI1_SD_A	
	V21	H2						SPI5_SCK	SAI1_SD_B			UART8_CTS	FDCAN1_TX			QUADSPI_BK2_IO1		FMC_NE3	DCMIPP_D2					SAI1_SD_B	
	W19	H7		SPI5_NSS	TIM5_CH2		SAI2_SD_A			I2S2_WS/SPI2_NSS	I2C4_SCL	USART6_RX			QUADSPI_BK2_IO0		ETH2_REF_CLK/ETH2_RX_CLK	FMC_A12		LTDC_G6				SAI2_SD_A	
	V19	U2					TIM8_BKIN2	I2C2_SDA	SAI2_SD_B						FDCAN2_RX	ETH2_GTX_CLK	ETH1_MDIO	FMC_A13	DCMIPP_D15	DCMIPP_D12				SAI2_SD_B	
	V18	E1			SAI1_MCLK_A				SAI1_CK1					FDCAN1_RX			FMC_D2/FMC_DA2	DCMIPP_D1						SAI1_MCLK_A	
	W20	T4			SAI1_SCK_A				SAI1_CK2	I2S1_MCK	I2S1_SDO/SPI1_MOSI	USART1_TX											ADC1_INP0, ADC1_INN1, ADC2_INP0, ADC2_INN1, TAMP_IN3	SAI1_SCK_A	
	W18	K1		SPI5_MISO	SAI1_D2	DFSDM1_DATI_N3	TIM15_CH1N	I2S_CKIN	SAI1_FS_A	UART7_DE/UART7_RTS	UART8_TX	QUADSPI_BK2_NCS	FMC_NCE2			FMC_A25	DCMIPP_D3	LTDC_G7							SAI1_FS_A
	P16	P4		LPTIM1_ETR	TIM4_ETR	SAI2_FS_A	I2C2_SMBA	I2S2_SDI/SPI2_MISO	SAI2_D2					FDCAN2_TX	ETH2_TXD2			FMC_NBL0			LTDC_G7				SAI2_FS_A
	AA13	F2		TIM1_ETR	SAI2_MCLK_A							USART1_DE/USART1_RTS				ETH2_CRD_V/ETH2_RX_CTL/ETH2_RX_DV	FMC_A7	DCMIPP_D1	LTDC_G6						SAI2_MCLK_A
	C16	L6		LPTIM1_IN1				SAI2_SCK_A		SAI2_CK2	USART6_DE/USART6_RTS	USART3_CTS			ETH2_PHY_INTN	ETH1_PHY_INTN	ETH2_CRD_V/ETH2_RX_CTL/ETH2_RX_DV								SAI2_SCK_A
SPI	U15	B9				LPTIM2_IN2	I2C5_SDA	I2S4_SDI/SPI4_MISO	I2S3_WS/SPI3_NSS							FMC_A3				LTDC_G3				I2S4_SDI/SPI4_MISO	
	V15	C2					I2C5_SCL	I2S4_SDO/SPI4_MOSI				UART4_TX	QUADSPI_BK1_NCS			LTDC_B6	FMC_D3/FMC_DA3	DCMIPP_D13	LTDC_G2					I2S4_SDO/SPI4_MOSI	
	W16	R2	RCC_MCO_2	TIM1_BKIN2	SAI2_SCK_B		TIM15_CH2	I2C3_SMBA	SAI1_SCK_B			UART4_DE/UART4_RTS				ETH2_TXD3	FMC_A22	DCMIPP_D7	LTDC_G3					WP	

STM32MP13x OSM Size-0F LGA Module Datasheet

Interface	OSM Pin Number	STM32MP13x SoC Pin Number	Function 0	Function 1	Function 2	Function 3	Function 4	Function 5	Function 6	Function 7	Function 8	Function 9	Function 10	Function 11	Function 12	Function 13	Function 14	Function 15	Alternate Function	Default	
	W15	C4		TIM1_ETR			LPTIM2_IN1				UART5_TX				FMC_D4/FMC_DA4	LTDC_B3	LTDC_R5			HOLD	
	Y15	D3	RTC_REFIN				I2C5_SMBA	I2S4_WS/SPI4_NSS		USART3_CK		LTDC_G5		LTDC_B7	FMC_D15/FMC_DA15	DCMIPP_VSYN C	LTDC_B2			I2S4_WS/SPI4_NSS	
	U16	B1		TIM1_CH3N				I2S4_CK/SPI4_SCK			UART8_DE/UART8_RTS	LTDC_VSYNC		LTDC_G4	FMC_D9/FMC_DA9	DCMIPP_D11	LTDC_G6	HDP_HDP4		I2S4_CK/SPI4_SCK	
	Y22	R8		TIM1_BKIN	TIM3_CH1	TIM8_BKIN	SAI2_CK2	I2S1_SDI/SPI1_MISO		USART1_CK	UART4_DE/UART4_RTS	TIM13_CH1			SAI2_SCK_A					ADC1_INP17, ADC1_INN16, TAMP_IN2	I2S1_SDI/SPI1_MISO
	Y23	T7		TIM2_CH4	TIM5_CH4	LPTIM5_OUT	TIM15_CH2	I2S1_SDO/SPI1_MOSI	SAI1_FS_B	USART2_RX				ETH1_COL	ETH2_COL					ADC1_INP12, ADC1_INN11, PVD_IN, WKUP6	I2S1_SDO/SPI1_MOSI
	AA23	N7			TIM5_ETR	USART2_CK	SAI1_SCK_B	I2S1_WS/SPI1_NSS	DFSDM1_CKIN1					ETH1_PPS_OUT	ETH2_PPS_OUT	SAI1_SCK_A				ADC1_INP14	I2S1_WS/SPI1_NSS
	Y21	P7			SAI1_CK1	DFSDM1_CKOUT		I2S1_SDI/SPI1_MISO	I2S1_CK/SPI1_SCK			UART5_CTS		SAI1_MCLK_A	ETH1_TX_CLK	ETH2_TX_CLK				ADC1_INP13, ADC1_INN12, TAMP_IN5	I2S1_CK/SPI1_SCK
DATA UART	A14	B3							DCMIPP_D12		UART8_RX	FDCAN2_RX		LTDC_B1	FMC_A11	DCMIPP_D1	LTDC_B5			UART8_RX	
	B13	C3		LPTIM1_IN2							UART8_TX	LTDC_HSYNC		LTDC_R4	FMC_NBL1	DCMIPP_D3	DCMIPP_D12			UART8_TX	
	C13	E2		TIM1_BKIN			SAI1_D4				UART8_DE/UART8_RTS	QUADSPI_BK1_NCS	QUADSPI_BK2_IO2		FMC_D11/FMC_DA11	DCMIPP_D7	LTDC_G0		TAMP_IN6	UART8_DE/UART8_RTS	
	C14	F7			TIM4_CH3		I2C3_SDA			USART1_RX	UART8_CTS				FMC_D0/FMC_DA0	DCMIPP_D8	LTDC_R4			UART8_CTS	
	D14	C9	DEBUG_TRACE D1	TIM1_BKIN2			DFSDM1_CKIN3				USART3_RX		SDMMC2_D12_3DIR	LTDC_VSYNC	FMC_A14	DCMIPP_D8	DCMIPP_D13	HDP_HDP1		USART3_RX	
	D13	R1					SAI2_D3	I2S2_MCK		USART3_TX	UART4_TX		ETH2_TXD1		FMC_A24	DCMIPP_D14	LTDC_B2			USART3_TX	
	D16	C11	DEBUG_TRACE D0		TIM5_CH1	SAI2_D3	DFSDM1_DATI N2	I2S3_MCK	I2S2_SDO/SPI2_MOSI	USART3_CTS/USART3_NSS	SDMMC1_D4					LTDC_HSYNC	LTDC_R2	HDP_HDP0		USART3_CTS	
	D15	J3		TIM2_CH1/TIM2_ETR		TIM8_ETR		SPI5_MISO	SAI1_MCLK_B	LTDC_B1	USART3_DE/USART3_RTS	SPDIFRX_IN2	QUADSPI_BK2_IO2	QUADSPI_BK1_IO3	FMC_NE2	ETH2_CLK	DCMIPP_D6		TAMP_IN4	USART3_RTS	
	A22	L1		TIM16_CH1				SPI5_NSS		UART7_RX		QUADSPI_BK1_IO2		ETH2_TX_CTL/ETH2_TX_EN		LTDC_R7	LTDC_G4			UART7_RX	
	B23	J7		TIM17_CH1						UART7_TX	UART4_CTS		ETH1_CLK125	ETH2_TXD0	FMC_A18		LTDC_G2			UART7_TX	
C22	P3					USART2_RX							ETH2_RXD0	FMC_A4	DCMIPP_D4	LTDC_B6			USART2_RX		
C23	G7		USART2_TX	TIM5_CH3	DFSDM1_CKIN1	I2C3_SCL	SPI5_MOSI	SAI1_SCK_A			QUADSPI_BK2_IO2	SAI1_CK2	ETH1_CRS	FMC_A6	DCMIPP_D3				USART2_TX		
UART CONSOLE	D22	B2				USART2_TX		I2S4_WS		USART3_TX	UART4_RX					DCMIPP_D9	DCMIPP_D3			UART4_RX	
	D23	G9		TIM16_CH1N	SAI1_D1				SAI1_SD_A		UART4_TX					DCMIPP_D4	DCMIPP_D0			UART4_TX	
CAN INTERFACE	AC17	C7		TIM1_CH2N						UART7_RX		FDCAN1_TX		FMC_D7/FMC_DA7						FDCAN1_TX	
	AB17	G5	DEBUG_DBTRGO				I2C2_SDA			USART6_RX	SPDIFRX_IN3	FDCAN1_RX	FMC_NE2		FMC_NCE	DCMIPP_VSYN C				FDCAN1_RX	
	AC19	A4										FDCAN2_TX		FMC_A10	DCMIPP_PIXCLK	LTDC_G5				FDCAN2_TX	
	AB19	F9	DEBUG_TRACE D4	TIM17_BKIN	TIM3_CH2			I2S2_SDI/SPI2_MISO	I2C4_SMBA		SDMMC1_CKIN	FDCAN2_RX		UART5_RX		LTDC_B6	LTDC_DE				FDCAN2_RX
SDIO	F21	B13	DEBUG_TRACE CLK							UART7_TX		SAI2_SD_B		SDMMC1_CK			LTDC_DE			SDMMC1_CK	
	E20	G11	DEBUG_TRACE D4		TIM3_ETR		I2C1_SMBA	I2S3_WS/SPI3_NSS	SAI2_D1	USART3_RX					SDMMC1_CM D					SDMMC1_CM D	

STM32MP13x OSM Size-0F LGA Module Datasheet

Interface	OSM Pin Number	STM32MP13x SoC Pin Number	Function 0	Function 1	Function 2	Function 3	Function 4	Function 5	Function 6	Function 7	Function 8	Function 9	Function 10	Function 11	Function 12	Function 13	Function 14	Function 15	Alternate Function	Default	
	G20	C13	DEBUG_TRACE_D0		TIM3_CH3	TIM8_CH3		I2S3_SDI/SPI3_MISO		USART6_CK	USART3_CTS		SAI2_FS_B	UART5_DE/UART5_RTS	SDMMC1_D0		LTDC_G7			SDMMC1_D0	
	G21	G12	DEBUG_TRACE_D1		TIM3_CH4	TIM8_CH4				USART3_RTS	UART5_CTS	FDCAN1_TX			SDMMC1_D1		LTDC_B4			SDMMC1_D1	
	H20	F11	DEBUG_TRACE_D2					I2C1_SCL	I2S3_CK/SPI3_SCK	USART3_TX			SAI2_MCLK_B		SDMMC1_D2					SDMMC1_D2	
	H21	C12	DEBUG_TRACE_D3				I2C1_SDA	I2S3_SDO/SPI3_MOSI		USART3_CK	UART5_RX		SAI2_SCK_B		SDMMC1_D3					SDMMC1_D3	
	J21	A8	DEBUG_TRACE_D7				I2C2_SDA	I2S3_SDO/SPI3_MOSI							FMC_A1	LTDC_B7	LTDC_G1	HDP_HDP7		CD_B	
	D20	B7	DEBUG_TRACE_D1				I2C2_SCL		DFSDM1_CKIN1	USART6_CK			SDMMC2_D0DIR		SDMMC1_D0DIR	FMC_A2	LTDC_G4	LTDC_B3		WP_B	
	D21	F8		TIM1_CH1N		DFSDM1_CKIN2		I2C1_SDA		UART7_TX					FMC_D5/FMC_DA5					PWR_EN	
	K20	B12	DEBUG_TRACE_D11		SAI2_D4		TIM15_BKIN	I2S4_SDI/SPI4_MISO			USART3_DE/USART3_RTS		FDCAN1_RX	SDMMC2_CK			LTDC_R4			SDMMC2_CK	
	K21	H10	DEBUG_TRACE_D3	TIM17_BKIN	TIM5_CH4	SAI2_D1	USART1_RX		SAI2_SD_A					SDMMC2_CMD	LTDC_G0	LTDC_DE	LTDC_R7	HDP_HDP3		SDMMC2_CMD	
	L20	A12	DEBUG_TRACE_D0	TIM1_CH2N	TIM12_CH1	TIM8_CH2N	USART1_TX							SDMMC2_D0	SDMMC1_D4		LTDC_R0	LTDC_G5		SDMMC2_D0	
	L21	D11	RTC_REFIN	TIM1_CH3N	TIM12_CH2	TIM8_CH3N	SAI2_D2	I2S4_SDO/SPI4_MOSI	DFSDM1_CKIN2	UART7_CTS		SDMMC1_CKIN		SDMMC2_D1	SAI2_FS_A	LTDC_CLK	LTDC_B0			SDMMC2_D1	
	M21	B11	DEBUG_TRACE_D2	TIM2_CH2			SAI2_CK1	I2S4_WS/SPI4_NSS				SDMMC1_D123DIR		SDMMC2_D2	LTDC_R6	SAI2_MCLK_A	UART7_RX	LTDC_B2		SDMMC2_D2	
	N20	E11	DEBUG_TRACE_D14	TIM16_BKIN	TIM3_CH1		SAI2_CK2	I2S4_CK/SPI4_SCK		USART3_CK				SDMMC2_D3	LTDC_G1	SAI2_SCK_A	LTDC_B6	LTDC_R0		SDMMC2_D3	
	N21	A11	DEBUG_TRACE_D13			DFSDM1_CKOUT				USART3_CK				SDMMC2_D4		FMC_A0				SDMMC2_D4	
	P20	C10	DEBUG_TRACE_D3		TIM4_CH4				I2C4_SDA				FDCAN1_TX	SDMMC2_D5	UART5_TX	SDMMC1_CDIR	LTDC_DE	LTDC_B1		SDMMC2_D5	
	P21	A10	DEBUG_TRACE_D2		TIM3_CH1	TIM8_CH1	DFSDM1_DATINO	I2S3_MCK			SDMMC1_D6	SDMMC2_D0DIR	SDMMC2_D6	LTDC_B1	FMC_A19	LTDC_R6	LTDC_HSYNC	HDP_HDP2		SDMMC2_D6	
	R21	A9	DEBUG_TRACE_D4		TIM3_CH2	TIM8_CH2			I2S2_MCK		USART3_CTS	SDMMC2_CDIR	SDMMC2_D7	LTDC_R1	SDMMC1_D7		LTDC_G6	HDP_HDP4		SDMMC2_D7	
	T21	D1	DEBUG_TRACE_D12				DFSDM1_CKIN0	I2C1_SMBA						LTDC_G0		FMC_A5	DCMIPP_D11	LTDC_R5		CD_B	
	U20	E7	DEBUG_TRACE_D5	TIM2_CH1/TIM2_ETR				I2S4_MCK		UART4_DE/UART4_RTS	UART4_RX			LTDC_R0		LTDC_G7	FMC_A9	DCMIPP_D14	DCMIPP_D5	HDP_HDP5	WP_B
	U21	A2				USART2_DE/USART2_RTS		I2S3_SDI/SPI3_MISO	DFSDM1_CKIN0				QUADSPI_CLK			LTDC_R1	FMC_NOE	LTDC_R4	LTDC_R6		PWR_EN
ADC	M18	K8		TIM2_CH2	TIM5_CH2	LPTIM3_OUT	TIM15_CH1N		DFSDM1_CKIN0	USART2_DE/USART2_RTS						ETH1_REF_CLK/ETH1_RX_CLK				ADC1_INP3, ADC2_INP3	ADC2_INP3
	N18	L8		USART2_TX	SAI1_D2	DFSDM1_CKIN3			SAI1_FS_A						ETH2_RX_ER					ADC1_INP8, ADC1_INN4, ADC2_INP8, ADC2_INN4	ADC2_INP8
I2C	AA15	T2					I2C3_SCL	SPI5_MOSI					QUADSPI_BK2_IO1	ETH1_COL	LTDC_R5	ETH2_COL	QUADSPI_BK1_IO0	LTDC_B4			I2C3_SCL
	AA16	B6				DFSDM1_DATIN2	I2C3_SDA		DCMIPP_D8		UART4_RX					LTDC_B4		DCMIPP_D2	DCMIPP_PIXCLK		I2C3_SDA
	AA20	N5		TIM1_CH4			I2C5_SCL	I2S2_WS/SPI2_NSS		USART1_CTS/USART1_NSS				ETH2_RXD1	ETH1_CLK		ETH2_CLK				I2C5_SCL

STM32MP13x OSM Size-0F LGA Module Datasheet

Interface	OSM Pin Number	STM32MP13x SoC Pin Number	Function 0	Function 1	Function 2	Function 3	Function 4	Function 5	Function 6	Function 7	Function 8	Function 9	Function 10	Function 11	Function 12	Function 13	Function 14	Function 15	Alternate Function	Default	
	AA21	C1		TIM1_CH3			I2C5_SDA	I2S4_SDI/SPI4_MISO						LTDC_B1	FMC_D10/FMC_DA10	DCMIPP_D4	LTDC_R6			I2C5_SDA	
PWM	E18	A3		TIM1_CH1								QUADSPI_BK1_IO1		LTDC_HSYNC	FMC_D6/FMC_DA6	DCMIPP_D7	LTDC_R7	HDP_HDP3		TIM1_CH1	
	F18	D2		TIM1_CH2			I2C3_SMBA		DFSDM1_DATA1_N0	USART1_TX	UART4_TX		FMC_NWAIT			DCMIPP_D0	LTDC_R6			TIM1_CH2	
	G18	D9		TIM1_CH4	TIM12_CH2			I2S4_CK/SPI4_SCK	DCMIPP_D13			LTDC_B5		LTDC_DE	FMC_A20	DCMIPP_D9	DCMIPP_D8			TIM1_CH4	
	H18	D7		LPTIM1_IN1	TIM4_CH1			I2C1_SCL		USART3_DE/USART3_RTS					FMC_A17/FMC_ALE	DCMIPP_D6				TIM4_CH1	
	J18	G4		TIM16_CH1	TIM4_CH3		I2C1_SCL	I2C3_SCL	DFSDM1_DATA1_N1			UART4_RX		SAI1_D1	FMC_D13/FMC_DA13	DCMIPP_D6					TIM4_CH3
	K18	G3	DEBUG_TRACE_D6	TIM16_CH1N	TIM4_CH1	TIM8_CH1	USART1_TX		SAI1_CK2	LTDC_B6			QUADSPI_BK1_NCS		ETH2_MDIO	FMC_NE3	DCMIPP_D5	LTDC_B7	HDP_HDP6		TIM8_CH1
		N17	U4																		DEBUG_JTCK-SWCLK
JTAG	N19	L10																		DEBUG_JTMS-SWDIO	
	P17	T13																		DEBUG_JTDI	
	R17	L12																		DEBUG_JTDO-SWO	
	R19	R10																		DEBUG_JTRST	
		D17	G10		TIM2_CH3		LPTIM2_IN1	I2C5_SMBA	I2S4_WS/SPI4_NSS	I2S2_CK/SPI2_SCK									LTDC_R3		OSM_GPIO
GPIOs	E17	A7	DEBUG_TRACE_D10				I2C2_SMBA		DFSDM1_DATA1_N1	UART7_DE/UART7_RTS				UART5_RX	SDMMC1_D5	LTDC_R3	LTDC_VSYNC			OSM_GPIO	
	F17	G8								USART6_CTS/USART6_NSS	UART7_CTS	QUADSPI_BK1_IO1	ETH2_PHY_INTN	LTDC_B4		DCMIPP_D10	LTDC_B3			OSM_GPIO	
	G17	H1		TIM17_CH1									ETH2_MDC	LTDC_G4	FMC_A15	DCMIPP_VSYN_C	DCMIPP_D3			OSM_GPIO	
	H17	C8	DEBUG_TRACE_D8	TIM1_ETR				I2S3_SDI/SPI3_MISO			UART7_CTS		SDMMC2_CK1_N	LTDC_R1		LTDC_R5	LTDC_R2			OSM_GPIO	
	J17	E9	DEBUG_TRACE_D15		USART2_CK	TIM8_CH1N	I2C5_SCL		I2S3_CK/SPI3_SCK		UART4_TX					LTDC_G3	LTDC_G2				OSM_GPIO
	K17	G2		LPTIM1_IN2					DCMIPP_D9	LTDC_G1	UART7_TX	QUADSPI_BK2_IO0	ETH2_CRS	ETH1_CRS	FMC_NE4	ETH2_CLK125	LTDC_B0				OSM_GPIO
	L17	F1	DEBUG_TRACE_D9		TIM5_ETR	USART2_RX	I2C3_SDA								LTDC_R6	FMC_A8	DCMIPP_HSYN_C	LTDC_R2	HDP_HDP2		OSM_GPIO
	D19	B4										QUADSPI_BK1_IO0			FMC_NWE	LTDC_B0	LTDC_G4				OSM_GPIO
	E19	B5	DEBUG_TRACE_CLK				DFSDM1_DATA1_N3							SDMMC2_CDIR	LTDC_B5	FMC_D14/FMC_DA14	LTDC_CLK	LTDC_B0			OSM_GPIO
	F19	N4									SPDIFRX_IN1									RTC_OUT2/RTC_LSCO, TAMP_IN2/TAMP_OUT3, WKUP4	OSM_GPIO
	G19	J8	RCC_MCO_1		SAI2_MCLK_A	TIM8_BKIN2	I2C4_SDA	SPI5_MISO	SAI2_CK1	USART1_CK	I2S2_SDO/SPI2_MOSI			USB_OTG_HS_SOF	ETH2_RXD3	FMC_A21		LTDC_B7			OSM_GPIO
	H19	G1					LPTIM2_IN2	I2C4_SMBA			USART3_CTS/USART3_NSS	SPDIFRX_IN0	QUADSPI_BK1_IO2	ETH2_CLK125	LTDC_R7	FMC_A16/FMC_CLE	UART7_RX	DCMIPP_D4			OSM_GPIO

STM32MP13x OSM Size-0F LGA Module Datasheet

Interface	OSM Pin Number	STM32MP13x SoC Pin Number	Function 0	Function 1	Function 2	Function 3	Function 4	Function 5	Function 6	Function 7	Function 8	Function 9	Function 10	Function 11	Function 12	Function 13	Function 14	Function 15	Alternate Function	Default
	J19	N1		LPTIM2_ETR	TIM4_CH2	TIM8_CH2	SAI1_CK1		SAI1_MCLK_A	USART1_RX		QUADSPI_BK1_IO3		QUADSPI_BK2_IO2(131 & 135)	FMC_A18		LTDC_G4			OSM_GPIO
	K19	R11	DEBUG_DBTRG_O	DEBUG_DBTRG_I	RCC_MCO_2								USB_OTG_HS_SOF							OSM_GPIO
	L19	T1	DEBUG_TRACE_CLK	TIM2_CH1/TIM2_ETR			I2C4_SCL	SPI5_MOSI	SAI1_FS_B	USART6_DE/USART6_RTS		SPDIFRX_IN1	ETH2_RXD1		FMC_A23		LTDC_R1			OSM_GPIO
TAMPER	T18	J4									SPDIFRX_IN2								TAMP_IN3/TAMP_OUT4, WKUP5	TAMP_IN3/TAMP_OUT4
	T19	N3									SPDIFRX_IN0								TAMP_IN8/TAMP_OUT1	TAMP_IN8/TAMP_OUT1
BOOT & CONTROL	U19	N11																		PI5-BOOT1
	R18	M11																		PI6-BOOT2
	U17	K10																		NRST

3. TECHNICAL SPECIFICATION

This section provides detailed information about the STM32MP13x OSM LGA Module technical specification with Electrical, Environmental and Mechanical characteristics.

3.1 Electrical Characteristics

The Module input power voltage is brought in on the single VCC_IN_5V pin in Size-0 Module and returned through the numerous GND pins on the LGA/BGA.

3.1.1 Power Input Requirement

The below table provides the Power Input Requirement of STM32MP13x OSM LGA Module.

Table 5: Power Input Requirement

Sl. No.	Power Rail	Min (V)	Typical (V)	Max(V)	Max Input Ripple
1	VCC_IN_5V ¹	4.75	5V	5.25	-
2	VDD_RTC ²	-	3V	-	-

¹ STM32MP13x OSM LGA Module is designed to work with VCC_IN_5V input power rail from OSM Base Board.

² STM32MP13x OSM LGA Module use this voltage as backup power source for storing RTC contents when VCC_IN_5V is OFF.

3.1.2 Power Consumption

Table 6: Power Consumption

Task/Status	Power Rail	Current Drawn/ Power Consumption
Boot time Power Consumption		
Max Power Consumption during boot	VCC_IN_5V(5V)	0.134A/0.67W
Run Mode Power Consumption¹		
Ping Ethernet	VCC_IN_5V(5V)	0.134A/0.67W
Micro SD to USB2.0 Host file transfer	VCC_IN_5V(5V)	0.144A/0.72W
Micro SD to USB2.0 OTG file transfer	VCC_IN_5V(5V)	0.142A/0.71W
Transfer the 1MB file between USB2.0 and micro-SD with 1000 count	VCC_IN_5V(5V)	0.156A/0.78W
Dhrystone	VCC_IN_5V(5V)	0.136A/0.68W
Crun Mode	VCC_IN_5V(5V)	0.134A/0.67W
Maximum Power Test: Run the below during Maximum Power Test, <ul style="list-style-type: none"> • Ethernet - Run the ping (65500 packet size) test on background • FileTransfer - Transfer the 1GB files in storage devices • Run the dhrystone application on background 	VCC_IN_5V(5V)	0.171A/0.855W
Low Power Mode Power Consumption		
LP-Stop	VCC_IN_5V(5V)	0.006A/0.03W
Standby DDR in Self Refresh	VCC_IN_5V(5V)	0.004A/0.02W
Standby DDR OFF	VCC_IN_5V(5V)	0.00004A/0.0002W
Deep Sleep Mode	VCC_IN_5V(5V)	0.004A/0.02W
RTC power when no VIN_3V3 supply is provided	VRTC_3V0	0.0000000259A/0.0000000777W

¹ Power consumption measurements are done in iWave's STM32MP135F MPU based OSM SBC with iWave's iW-PRHHZ-SC-01-R2.0-REL1.0a-Linux5.15.67_r2.

3.2 Environmental Characteristics

3.2.1 Environmental Specification

The below table provides the Environment specification of STM32MP13x OSM LGA Module.

Table 7: Environmental Specification

Parameters	Min	Max
Operating temperature range ¹	-40°C	85°C

¹ iWave guarantees the component selection for the given operating temperature. The operating temperature at the system level will be affected by the various system components like carrier board and its components, system enclosure, air circulation in the system, system power supply etc. Based on the system design, specific heat dissipating approach might be required from system to system. It is recommended to do the necessary system level thermal simulation and find necessary thermal solution in the system before using this board in the end application.

3.2.2 RoHS Compliance

iWave's STM32MP13x OSM LGA Module is designed by using RoHS compliant components and manufactured on lead free production process.

3.2.3 Electrostatic Discharge

iWave's STM32MP13x OSM LGA Module is sensitive to electro static discharge and so high voltages caused by static electricity could damage some of the devices on board. It is packed with necessary protection while shipping. Do not open or use the Module except at an electrostatic free workstation.

3.3 Mechanical Characteristics

3.3.1 STM32MP13x OSM LGA Module Mechanical Dimensions

STM32MP13x OSM LGA Module PCB size is 30 mm x 15 mm. Module mechanical dimensions are shown below. (All dimensions are shown in mm).




Figure 4: Mechanical dimension of STM32MP13x OSM LGA Module

The STM32MP13x OSM LGA Module PCB thickness is 1.2mm±0.1mm, top side maximum height component is 1mm (DDR3L). There are no components placed on the bottom side.

4. ORDERING INFORMATION

The below table provides the standard orderable part numbers for different STM32MP13x OSM LGA Module variants. Please contact iWave for orderable part number of a different MPU, higher RAM memory size or Flash memory size Module configurations. Also, if the desired part number is not listed in below table or if any custom configuration part number is required, please contact iWave.

Table 8: Orderable Product Part Numbers

Product Part Number	Description	Temperature
iW-Rainbow G54M – STM32MP13x OSM		
iW-G54M-O035-3D512M-Q002M-BIA	STM32MP135 Security CPU, 512MB DDR3L, 2MB QSPI, based OSM	-40°C to 85°C

Note:

- * Some Product Part Numbers are subject to MOQ, please contact iWave Support Team for further information.
- * For Module identification purpose, Product Part Number and Module Unique Serial Number are pasted as Label with QR Code on Module.
- * Please contact iWave for other RAM Configurations or CPU support.

5. APPENDIX

5.1 STM32MP13x Single Board Computer

iWave Systems supports iW-RainboW-G54S-STM32MP13x Single Board Computer which is targeted for quick validation of STM32MP13x MPU based OSM and its features. Being a SBC of compact form factor (85mm x 56mm size), the SBC is highly useful for testing all the necessary interfaces & also has on-board expansion connectors to validate complete OSM supported features using a daughter card.

For more details on STM32MP13x SBC, visit the below web link:

<https://www.iwavesystems.com/product/stm32mp13x-based-sbc/>

