


# iW-RainboW-G34D/G37D

## i.MX 8M Mini or i.MX 8M Nano Qseven Development Platform Hardware User Guide



**iWave**  
Embedding Intelligence

## Document Revision History

Document Number		iW-PREJD-UM-01-R2.0-REL0.6-i.MX 8M Mini-Nano_DevKit
Revision	Date	Change Description
0.8	16 <sup>th</sup> Feb 2021	Initial Draft Release Version
PROPRIETARY NOTICE: This document contains proprietary material for the sole use of the intended recipient(s). Do not read this document if you are not the intended recipient. Any review, use, distribution or disclosure by others is strictly prohibited. If you are not the intended recipient (or authorized to receive for the recipient), you are hereby notified that any disclosure, copying distribution or use of any of the information contained within this document is STRICTLY PROHIBITED. Thank you. "iWave Systems Tech. Pvt. Ltd."		

## Disclaimer

iWave Systems reserves the right to change details in this publication including but not limited to any Product specification without notice.

No warranty of accuracy is given concerning the contents of the information contained in this publication. To the extent permitted by law no liability (including liability to any person by reason of negligence) will be accepted by iWave Systems, its subsidiaries or employees for any direct or indirect loss or damage caused by omissions from or inaccuracies in this document.

CPU and other major components used in this product may have several silicon errata associated with it. Under no circumstances, iWave Systems shall be liable for the silicon errata and associated issues.

## Trademarks

All registered trademarks, product names mentioned in this publication are the property of their respective owners and used for identification purposes only.

## Certification

iWave Systems Technologies Pvt. Ltd. is an ISO 9001:2015 Certified Company.



## Warranty & RMA

Warranty support for Hardware: 1 Year from iWave or iWave's EMS partner.

For warranty terms, go through the below web link,

<http://www.iwavesystems.com/support/warranty.html>

For Return Merchandise Authorization (RMA), go through the below web link,

<http://www.iwavesystems.com/support/rma.html>

## Technical Support

iWave Systems technical support team is committed to provide the best possible support for our customers so that our Hardware and Software can be easily migrated and used.

For assistance, contact our Technical Support team at,

Email : [support.ip@iwavesystems.com](mailto:support.ip@iwavesystems.com)

Website : [www.iwavesystems.com](http://www.iwavesystems.com)

Address : iWave Systems Technologies Pvt. Ltd.

# 7/B, 29<sup>th</sup> Main, BTM Layout 2<sup>nd</sup> Stage,

Bengaluru, Karnataka,

India – 560076

## Table of Contents

<b>1. INTRODUCTION .....</b>	<b>8</b>
1.1 Purpose .....	8
1.2 Overview .....	8
1.3 List of Acronyms.....	8
1.4 Terminology Description.....	10
1.5 References .....	10
<b>2. ARCHITECTURE AND DESIGN – QSEVEN CARRIER BOARD .....</b>	<b>11</b>
2.1 i.MX 8M Mini or i.MX 8M Nano QsevenCarrier Board Block Diagram .....	11
2.2 i.MX 8M Mini or i.MX 8M Nano Qseven Development Platform Features .....	12
2.3 Qseven MXM Connector.....	14
2.4 On Board Switches .....	34
2.4.1 <i>Power ON/OFF Switch</i> .....	34
2.4.2 <i>Board Configuration Switch</i> .....	35
2.4.3 <i>Reset Switch</i> .....	36
2.5 Serial Interface Features .....	37
2.5.1 <i>Debug UART Port</i> .....	37
2.5.2 <i>Data UART Header</i> .....	38
2.6 High Speed Interface Features.....	39
2.6.1 <i>PCIe Channel0 Port</i> .....	39
2.7 Communication Interface Features .....	44
2.7.1 <i>Gigabit Ethernet Port</i> .....	44
2.7.2 <i>USB2.0 Ports (Host)</i> .....	44
2.7.3 <i>USB2.0 Port1 (OTG)</i> .....	46
2.7.4 <i>SDIO Port</i> .....	47
2.7.5 <i>CAN Header</i> .....	49
2.8 Audio/Video Features .....	50
2.8.1 <i>Audio IN&amp;OUT</i> .....	50
2.8.2 <i>7" LCD with Capacitive Touch</i> .....	51
2.8.3 <i>HDMI Port</i> .....	54
2.9 Additional Features .....	55
2.9.1 <i>SPI Flash</i> .....	55
2.9.2 <i>RTC Coin Cell Holder</i> .....	55
2.9.3 <i>Fan Header</i> .....	56
2.9.4 <i>JTAG Header (Optional)</i> .....	57
2.10 Carrier Board Expansion Connectors .....	59
<b>3. TECHNICAL SPECIFICATION.....</b>	<b>66</b>
3.1 Electrical Characteristics .....	66
3.1.1 <i>Power Input Requirement</i> .....	66
3.1.2 <i>Power Output Specification</i> .....	67

3.2	Environmental Characteristics .....	68
3.2.1	<i>Environmental Specification</i> .....	68
3.2.2	<i>RoHS Compliance</i> .....	68
3.2.3	<i>Electrostatic Discharge</i> .....	68
3.3	Mechanical Characteristics .....	69
3.3.1	<i>i.MX 8M Mini or i.MX 8M Nano Qseven Carrier Board Mechanical Dimensions</i> .....	69
3.3.2	<i>Guidelines to insert the µQseven SOM into Carrier Board</i> .....	70
<b>4.</b>	<b>ORDERING INFORMATION</b> .....	<b>72</b>

## List of Figures

Figure 1: i.MX 8M Mini or i.MX 8M Nano Qseven Development Platform Block Diagram .....	11
Figure 2: Qseven MXM Connector.....	14
Figure 3: Power ON/OFF Switch.....	34
Figure 4: Board Configuration Switch .....	35
Figure 5: Reset Switch.....	36
Figure 6: Debug UART .....	37
Figure 7: Data UART Header .....	38
Figure 8: PClex4 Connector.....	39
Figure 9: Mini PCIe Connector .....	42
Figure 10: RJ45 Magjack.....	44
Figure 11: USB2.0 Port0 (Host) .....	45
Figure 12: USB2.0 Port3 (Host) .....	45
Figure 13: USB2.0 Port1 (OTG).....	47
Figure 14: SD/MMC Connector .....	48
Figure 15: CAN Header.....	49
Figure 16: Audio IN/OUTJack .....	50
Figure 17: RGB LCD Connector.....	51
Figure 18: Cap Touch Connector Connector .....	53
Figure 19: HDMI Connector .....	54
Figure 20: Coin Cell Holder.....	55
Figure 21: Fan Header .....	56
Figure 22: JTAG Header.....	57
Figure 23: Carrier Board Expansion Connectors .....	59
Figure 24: Power Jack.....	66
Figure 25: i.MX 8M Mini or i.MX 8M Nano Qseven Carrier board Mechanical dimension – Top View .....	69
Figure 26: i.MX 8M Mini or i.MX 8M Nano Qseven Carrier board Mechanical dimension - Side View .....	69
Figure 27: µQseven SOM Insertion Step -1.....	70
Figure 28: µQseven SOM Insertion Step -2.....	70
Figure 29: µQseven SOM Insertion Step -3.....	71
Figure 30: µQseven SOM Insertion Step -4.....	71

## List of Tables

Table 1: Acronyms & Abbreviations.....	8
Table 2: Terminology .....	10
Table 3: Qseven MXM Connector Pin Out .....	15
Table 4: Board Configuration Switch .....	36
Table 5: Data UART Header Pin Out.....	38
Table 6: PClex4 Connector Pin Out .....	40
Table 7: Mini-PCIe Connector Pin Out .....	42
Table 8: Dual stack USB 3.0 Connector Pin Out (Top port).....	46
Table 9: CAN Header Pin Out .....	49
Table 10: 7" RGB LCD Connector Pin Out .....	51
Table 11: Capacitive Touch Connector Pin Out .....	53

Table 12: Fan Header Pin Out .....	56
Table 13: JTAG Header Pin Out .....	58
Table 14: Expansion Connector3 Pin Out.....	60
Table 15: Power Jack Pin Out.....	66
Table 16: Power Input Requirement.....	67
Table 17: Power Output Specification .....	67
Table 18: Environmental Specification .....	68
Table 19: Orderable Product Part Numbers .....	72

## 1. INTRODUCTION

### 1.1 Purpose

The i.MX 8M Mini or i.MX 8M Nano µQseven development platform incorporates i.MX 8M Mini or i.MX 8M Nano applications processor based µQseven SOM and Qseven Carrier board for complete validation of i.MX 8M Mini or i.MX 8M Nano SoC functionality. This document is the hardware user guide for the i.MX 8M Mini or i.MX 8M Nano Qseven carrier board. This guide provides detailed information on the overall design and usage of the Qseven carrier board from a hardware system perspective. The details about the i.MX 8M Mini or i.MX 8M Nano µQseven SOM hardware is explained in i.MX 8M Mini or i.MX 8M Nano SOM User Manual document “iW-RainboW-G34M\_G37M-i.MX\_8M\_Mini\_Nano-uQseven-SOM-HardwareUserGuide-R1.0-REL1.x.pdf”.

### 1.2 Overview

The µQseven is a versatile small form factor computer Module targeting applications that require low power, low costand high performance.

iW-RainboW-G34D/G37D Development Platform comes with Qseven Carrier board, and i.MX 8M Mini or i.MX 8M Nano based µQseven SOM. The development board can be used for quick prototyping of various applications targeted by the i.MX 8M Mini or i.MX 8M Nano processor. With the 120mmx120mm Nano ITX size, Qseven carrier board is highly packed with all the necessary on-board connectors to validate the features of i.MX 8M Mini or i.MX 8M Nano µQseven SOM.

### 1.3 List of Acronyms

The following acronyms will be used throughout this document.

**Table 1: Acronyms & Abbreviations**

Acronyms	Abbreviations
ARM	Advanced RISC Machine
BPP	Bits Per Pixel
CAN	Controller Area Network
CMOS	Complementary Metal-Oxide Semiconductor
CPU	Central Processing Unit
GPIO	General Purpose Input Output
HDMI	High-Definition Multimedia Interface
I2C	Inter-Integrated Circuit
IC	Integrated Circuit
JTAG	Joint Test Action Group
LCD	Liquid Crystal Display
LVDS	Low Voltage Differential Signal

Acronyms	Abbreviations
Mbps	Megabits per sec
MHz	Mega Hertz
MSI0F	Clock-Synchronized Serial Interface with FIFO
NC	No Connect
NPTH	Non-Plated Through hole
PCB	Printed Circuit Board
PCIe	Peripheral Component Interconnect Express
PTH	Plated Through hole
PWM	Pulse Width Modulation
RTC	Real Time Clock
SDIO	Secure Digital Input Output
SDHI	SD Card Host Interface
SoC	System on Chip
SOM	System On Module
UART	Universal Asynchronous Receiver/Transmitter
USB	Universal Serial Bus
USB OTG	USB On The Go

## 1.4 Terminology Description

In this document, wherever Signal Type is mentioned, below terminology is used.

**Table 2: Terminology**

Terminology	Description
I	Input Signal
O	Output Signal
IO	Bidirectional Input/output Signal
CMOS	Complementary Metal Oxide Semiconductor Signal
DIFF	Differential Signal
TMDS	Transition-Minimized Differential Signalling
OD	Open Drain Signal
OC	Open Collector Signal
Analog	Analog Signal
Power	Power Pin
PU	Pull Up
PD	Pull Down
NA	Not Applicable
NC	Not Connected

*Note: Signal Type does not include internal pull-ups or pull-downs implemented by the chip vendors and only includes the pull-ups or pull-downs implemented on board.*

## 1.5 References

- IMX8MMIEC\_Rev\_x.pdf
- IMX8MNIEC\_Rev\_x.pdf
- Qseven® Specification Version 2.1
- Qseven® Design Guide

## 2. ARCHITECTURE AND DESIGN – QSEVEN CARRIER BOARD

This section provides detailed information about the i.MX 8M Mini or i.MX 8M Nano Qseven Development Platform features with high level block diagram and detailed information about each block.

### 2.1 i.MX 8M Mini or i.MX 8M Nano Qseven Carrier Board Block Diagram




Figure 1: i.MX 8M Mini or i.MX 8M Nano Qseven Development Platform Block Diagram

## 2.2 i.MX 8M Mini or i.MX 8M Nano Qseven Development Platform Features

i.MX 8M Mini or i.MX 8M Nano Qseven Carrier board supports the following features to support various interfaces from i.MX 8M Mini or i.MX 8M Nano µQseven SOM Edge connector

### On Board Switches

- Power ON/OFF Switch
- Board Configuration Switch
- Reset Switch

### Serial Interface Features

- Debug UART through USB Micro AB Connector
- Data UART x 1 Port through Header

### High Speed Interface Features

- PCIe x 1 Port through x4 connector or Mini PCIe connector (Not supported in Nano)

### Communication Features

- 10/100/1000Mbps Ethernet through RJ45 MagJack
- USB 2.0 Host x 2 Port through Dual Stack Type A Connector
- USB 2.0 Host x 1 Port through Type A Connector
- USB 2.0 OTG x 1 Port through Micro AB Connector
- SDHI (4bit) x 1 Port through Standard SD Connector
- CAN x 1 Port through Header

### Audio/Video Features

- I2S Audio Codec with 3.5mm Audio IN and OUT jack
- 7" RGB LCD Connector through LVDS to RGB transmitter with Capacitive Touch
- HDMI X 1 Port through Type A Connector

### Additional Features

- SPI Flash (MSIOFO with SS#0)
- RTC Coin Cell holder
- Fan Header
- 20-Pin JTAG Header (Optional)<sup>1</sup>

### Carrier board Expansion Connectors

- Carrier board Expansion Connector
  - SPI (MSIOFO with SS1#) x 1 Port
  - I2C x 3 Ports
  - GPIOs & Power

## General Specification

- Power Supply : 12V, 2A Power Input Jack
- Form Factor : 120mm X 120mm Nano ITX

<sup>1</sup>JTAG connector is supported always in Qseven carrier board hardware. If Qseven SOM supports JTAG interface on Qseven Edge connector, then JTAG can be tested in Qseven carrier board. In i.MX 8M Mini or i.MX 8M Nano SoC based µQseven SOM, JTAG is not supported in Qseven Edge connector by default.

## 2.3 Qseven MXM Connector

i.MX 8M Mini or i.MX 8M Nano Qseven carrier board supports 230Pin Qseven MXM Edge mating connector for µQseven SOM attachment. This standard 230-pin robust connector is capable of handling high-speed serialized signals and can be used for size constrained embedded applications. This Qseven MXM Edge mating connector (J11) is physically located at the top of the board as shown below.




Figure 2: Qseven MXM Connector

**Table 3: Qseven MXM Connector Pin Out**

<b>Pin No.</b>	<b>Qseven MXM Connector Pin Name</b>	<b>Signal Name</b>	<b>CPU Ball Name/ Pin Number</b>	<b>Signal Type/ Termination</b>	<b>Description</b>
<b>1</b>	GND	GND	NA	Power	Ground.
<b>2</b>	GND	GND	NA	Power	Ground.
<b>3</b>	GBE_MDI3-	GPHY_DTXRXM	NA	IO, DIFF	Gigabit Ethernet MDI differential pair 3 negative. This pin is connected to RJ45 Magjack J22.
<b>4</b>	GBE_MDI2-	GPHY_CTXRXM	NA	IO, DIFF	Gigabit Ethernet MDI differential pair 2 negative. This pin is connected to RJ45 Magjack J22.
<b>5</b>	GBE_MDI3+	GPHY_DTXRXP	NA	IO, DIFF	Gigabit Ethernet MDI differential pair 3 positive. This pin is connected to RJ45 Magjack J22.
<b>6</b>	GBE_MDI2+	GPHY_CTXRXP	NA	IO, DIFF	Gigabit Ethernet MDI differential pair 2 positive. This pin is connected to RJ45 Magjack J22.
<b>7</b>	GBE_LINK100#	GPHY_LINK10_100_LED	NA	I, 3.3V CMOS	100Mbps Ethernet link status LED. This pin is connected to D15 Green LED.
<b>8</b>	GBE_LINK1000 #	GPHY_LINK_1000_LED	NA	I, 3.3V CMOS	Gigabit Ethernet link status LED. This pin is connected to D16 Green LED.
<b>9</b>	GBE_MDI1-	GPHY_BTXRXM	NA	IO, DIFF	Gigabit Ethernet MDI differential pair 1 negative. This pin is connected to RJ45 Magjack J22.
<b>10</b>	GBE_MDIO-	GPHY_ATXRXM	NA	IO, DIFF	Gigabit Ethernet MDI differential pair 0 negative. This pin is connected to RJ45 Magjack J22.
<b>11</b>	GBE_MDI1+	GPHY_BTXRXP	NA	IO, DIFF	Gigabit Ethernet MDI differential pair 1 positive. This pin is connected to RJ45 Magjack J22.
<b>12</b>	GBE_MDIO+	GPHY_ATXRXP	NA	IO, DIFF	Gigabit Ethernet MDI differential pair 0 positive.

Pin No.	Qseven MXM Connector Pin Name	Signal Name	CPU Ball Name/ Pin Number	Signal Type/ Termination	Description
					This pin is connected to RJ45 Magjack J22.
<b>13</b>	GBE_LINK#	GPHY_LINK_1000_LED	NA	I, 3.3V CMOS	Gigabit Ethernet link status LED.  This pin is connected to RJ45 Magjack J22.
<b>14</b>	GBE_ACT#	GPHY_ACT_LED	NA	I, 3.3V CMOS	Gigabit Ethernet Activity status LED.  This pin is connected to RJ45 Magjack J22.
<b>15</b>	GBE_CTREF	VDVDH_GPHY1	NA	Power	This pin is connected to RJ45 Magjack J22 centre tap pins through resistor and default populated in carrier board.
<b>16</b>	SUS_S5#	SUS_S5_Q7	NA	I, 3.3V CMOS	S5 State.  This pin is connected to indication LED D9.  <i>Note: This pin is optionally connected to Expansion Connector3 (J14) 8<sup>th</sup>Pin.</i>
<b>17</b>	WAKE#	NC	NA	NA	NC in i.MX 8M Mini or i.MX 8M Nano µQseven SOM.  This pin is connected to Push button (SW5) in carrier board.
<b>18</b>	SUS_S3#	SUS_S3_Q7	NA	I, 3.3V CMOS	S3 state.  This pin is connected to indication LED D12.  <i>Note: This pin is optionally connected to Expansion Connector3 (J14) 7<sup>th</sup> Pin.</i>
<b>19</b>	SUS_STAT#	GPIO_SD1_LED(GPIO5_27)	UART3_TXD/D18	I, 3.3V CMOS	Suspend Status.  This pin is connected to indication LED D10.  <i>Note: This pin is optionally connected to Expansion Connector3 (J14) 10<sup>th</sup> Pin.</i>
<b>20</b>	PWRBTN#	PWRBTN#	ONOFF/A25	O, 3.3V CMOS	Power Button output.  This pin is connected to Push button (SW3) in the carrier board used for SOM

Pin No.	Qseven MXM Connector Pin Name	Signal Name	CPU Ball Name/ Pin Number	Signal Type/ Termination	Description
					On/Off control.
21	GPII1	GPII_1	NA	O, 3.3V CMOS	This pin is connected to Push button (SW7) in carrier board. P5 Output of SOM I/O Expander
22	GPII0	GPII_0	NA	O, 3.3V CMOS	This pin is connected from 8bit DIP switch (SW2) 3 <sup>rd</sup> position in carrier board. P4 Output of SOM I/O Expander
23	GND	GND	NA	Power	Ground.
24	GND	GND	NA	Power	Ground.
25	GND	GND	NA	Power	Ground.
26	PWGIN	PWRGIN	NA	O, 5V CMOS/ 10K PU	Power Good Output.
27	GPII2	GPII_2	NA	O, 3.3V CMOS	This pin is connected from 8bit DIP switch (SW2)2nd position in carrier board. P6 Output of SOM I/O Expander
28	RSTBTN#	RSTBN	NA	O, 3.3V CMOS	Active low Reset button Output. This pin is connected to Push button SW4 in carrier board for reset generation. Note: This pin is optionally connected to Expansion Connector3 (J14) 12thPin.
29	SATA0_TX+	NC	NA	-	NC.
30	SATA1_TX+	NC	NA	-	NC.
31	SATA0_TX-	NC	NA	-	NC.
32	SATA1_TX-	NC	NA	-	NC.
33	SATA_ACT#	NC	NA	-	NC.
34	GND	GND	NA	Power	Ground.
35	SATA0_RX+	NC	NA	-	NC.
36	SATA1_RX+	NC	NA	-	NC.
37	SATA0_RX-	NC	NA	-	NC.
38	SATA1_RX-	NC	NA	-	NC.
39	GND	GND	NA	Power	Ground.

Pin No.	Qseven MXM Connector Pin Name	Signal Name	CPU Ball Name/ Pin Number	Signal Type/ Termination	Description
40	GND	GND	NA	Power	Ground.
41	BIOS_DISABLE#/BOOT_ALT#	NC	NA	-	NC in i.MX 8M Mini or i.MX 8M Nano µQseven SOM. This pin is connected from 8bit DIP switch (SW2)1 <sup>st</sup> position in carrier board.
42	SDIO_CLK#	SD2_CLK	SD2_CLK/W23	I, 3.3V CMOS	SD2 Clock. This pin is connected to SD/MMC connector (J30).
43	SDIO_CD#	SD2_CD	SD2_CD_B/AA26	O, 3.3V CMOS	SD2 Card Detect. This pin is connected from SD/MMC connector (J30).
44	SDIO_LED	NC	NA	I, 3.3V CMOS	SDIO LED. By default, NC in i.MX 8M Mini or i.MX 8M Nano µQseven SOM This pin is connected to D8 Green LED.
45	SDIO_CMD	SD2_CMD	SD2_CMD/W24	IO,3.3VCMOS	SD2command. This pin is connected to SD/MMC connector (J30).
46	SDIO_WP	GPIO_SD2_WP(GPIO5_26)	UART3_RXD/E18	O, 3.3V CMOS/10K PU	SD2 Write Protect. This pin is connected to SD/MMC connector (J30).
47	SDIO_PWR#	GPIO_SD1_PWR(GPIO1_01)	GPIO1_IO01/AF14	I, 3.3V CMOS/10K PD	SD/MMC Interface Power Enable. This pin is used control the power input to the SD/MMC connector (J30).
48	SDIO_DAT1	SD2_DATA1	SD2_DATA1/A_B24	IO, 3.3V CMOS	SD2 Data1. This pin is connected to SD/MMC connector (J30).
49	SDIO_DAT0	SD2_DATA0	SD2_DATA0/A_B23	IO, 3.3V CMOS	SD2 Data0. This pin is connected to SD/MMC connector (J30).
50	SDIO_DAT3	SD2_DATA3	SD2_DATA3/V23	IO, 3.3V CMOS	SD2 Data3. This pin is connected to SD/MMC connector (J30).
51	SDIO_DAT2	SD2_DATA2	SD2_DATA2/V24	IO, 3.3V CMOS	SD2 Data2. This pin is connected to SD/MMC connector (J30).
52	SDIO_DAT5	NC	NA	-	NC in i.MX 8M Mini or i.MX

Pin No.	Qseven MXM Connector Pin Name	Signal Name	CPU Ball Name/ Pin Number	Signal Type/ Termination	Description
					8M Nano µQseven SOM. This pin is connected to SD/MMC connector (J30) in carrier board.
53	SDIO_DAT4	NC	NA	-	NC in i.MX 8M Mini or i.MX 8M Nano µQseven SOM. This pin is connected to SD/MMC connector (J30) in carrier board.
54	SDIO_DAT7	NC	NA	-	NC in i.MX 8M Mini or i.MX 8M Nano µQseven SOM. This pin is connected to SD/MMC connector (J30) in carrier board.
55	SDIO_DAT6	NC	NA	-	NC in i.MX 8M Mini or i.MX 8M Nano µQseven SOM. This pin is connected to SD/MMC connector (J30) in carrier board.
56	USB_DRIVE_V BUS	USB1_OTG_PWR(GPIO1_12)	USB1_OTG_PWR(GPIO1_IO12)/AB10	I, 3.3V CMOS	USB OTG Power enable.
57	GND	GND	NA	Power	Ground.
58	GND	GND	NA	Power	Ground.
59	HDA_SYNC/ I2S_WS	SAI5_TX_SYNC(SAI5_RXD1)	SAI5_TX_SYNC(SAI5_RXD1)/AC14	I, 3.3V CMOS	SAI Audio transmit frame synchronization. This pin is connected to I2S audio codec.
60	SMB_CLK/ GP1_I2C_CLK	I2C2_SCL	I2C2_SCL/D10	I, 3.3V OD	I2C2 clock. This pin is connected to PCIe Clock buffer, PClex4 connector, Mini PCIe connector and Expansion Connector3 (J14) 77 <sup>th</sup> Pin.
61	HDA_RST#/ I2S_RST#	GPIO_RESET(GPIO5_2)	GPIO5_IO2(SAI3_MCLK)/AD6	I, 3.3V CMOS/ 10K PU	Audio Codec Reset. This pin is connected to Capacitive Touch Connector for touch reset & Expansion connector3 (J14) 42 <sup>nd</sup> Pin.
62	SMB_DAT/ GP1_I2C_DAT	I2C2_SDA	I2C2_SDA/D9	IO, 3.3V OD	I2C2 Data. This pin is connected to

Pin No.	Qseven MXM Connector Pin Name	Signal Name	CPU Ball Name/ Pin Number	Signal Type/ Termination	Description
					PCIe Clock buffer, PClex4 connector, Mini PCIe connector and Expansion Connector3 (J14) 79 <sup>th</sup> Pin.
<b>63</b>	HDA_BCLK/I2S_CLK	SAI5_TX_BCLK(SAI5_RXD2)	SAI5_TX_BCLK (SAI5_RXD2)/AD13	O, 3.3V CMOS	SAI Audio transmit clock. This pin is connected from I2S audio codec.
<b>64</b>	SMB_ALERT#	SMB_ALERT_B(GPIO1_15)	USB2_OTG_OC(GPIO1_IO15)/AB9	-	This pin is connected to Expansion connector3 (J14) 11 <sup>th</sup> Pin in carrier board.
<b>65</b>	HDA_SDI/I2S_SDI	SAI5_RX_DATA0(SAI5_RXD0)	SAI5_RX_DATA0(SAI5_RXD0)/AD18	I, 3.3V CMOS	SAI Audio Receive Data. This pin is connected to I2S audio codec.
<b>66</b>	GPO_I2C_CLK	I2C3_SCL	I2C3_SCL/E10	I, 3.3V OD	I2C2 clock. This pin is connected to I2S Audio Codec, Capacitive touch connector, Resistive touch connector, and Expansion Connector3 (J14) 78 <sup>th</sup> Pin.
<b>67</b>	HDA_SDO/I2S_SDO	SAI5_TX_DATA0(SAI5_RXD3)	SAI5_TX_DATA0(SAI5_RXD3)/AC13	O, 3.3V CMOS	SAI Audio Transmit Data. This pin is connected from I2S audio codec.
<b>68</b>	GPO_I2C_DAT	I2C3_SDA	I2C3_SDA/F10	IO, 3.3V OD	I2C3 Data. This pin is connected to I2S Audio Codec, Capacitive touch connector, Resistive touch connector, and Expansion Connector3 (J14) 80 <sup>th</sup> Pin.
<b>69</b>	THRM#	THRM#	ONOFF / A25	O, 3.3V CMOS	This pin is connected from Push button (SW6) in carrier board.
<b>70</b>	WDTRIG#	Q7_WDTRIG_B	NA	-	This pin is connected to Expansion connector3 (J14) 17 <sup>th</sup> Pin in carrier board.
<b>71</b>	THRMTRIP#	GPIO_THRMTRIP_Q7(GPIO1_14)	USB2_OTG_PWR(GPIO1_IO14)/AC9	O, 3.3V CMOS	Thermal trip. This pin is connected to indication LED D11 and Expansion connector3 (J14) 53 <sup>rd</sup> Pin.

Pin No.	Qseven MXM Connector Pin Name	Signal Name	CPU Ball Name/ Pin Number	Signal Type/ Termination	Description
72	WDOUT	Q7_WDOG_B	NA	-	This pin is connected to Expansion connector3 (J14) 15 <sup>th</sup> Pin in carrier board.
73	GND	GND	NA	Power	Ground.
74	GND	GND	NA	Power	Ground.
75	USB_P7-/ USB_SSTX0-	NC	NA	IO, DIFF	NC in i.MX 8M Mini or i.MX 8M Nano µQseven SOM
76	USB_P6-/ USB_SSRX0-	NC	NA	IO, DIFF	NC in i.MX 8M Mini or i.MX 8M Nano µQseven SOM
77	USB_P7+/ USB_SSTX0+	NC	NA	IO, DIFF	NC in i.MX 8M Mini or i.MX 8M Nano µQseven SOM
78	USB_P6+/ USB_SSRX0+	NC	NA	IO, DIFF	NC in i.MX 8M Mini or i.MX 8M Nano µQseven SOM
79	USB_6_7_OC#	NC	NA	-	NC in i.MX 8M Mini or i.MX 8M Nano µQseven SOM
80	USB_4_5_OC#	USB_HUB4_OC	NA	O, 3.3V CMOS	This pin is connected to USB3.0 Host Port1 Over current indicator in carrier board.
81	USB_P5-/ USB_SSTX1-	NC	NA	IO, DIFF	NC in i.MX 8M Mini or i.MX 8M Nano µQseven SOM
82	USB_P4-/ USB_SSRX1-	USB_HUB4OUT_DM	NA	IO, DIFF	USB 2.0 Host Port4 Data negative. This pin is connected to Mini PCIe Connector through a USB switch.
83	USB_P5+/ USB_SSTX1+	NC	NA	IO, DIFF	NC in i.MX 8M Mini or i.MX 8M Nano µQseven SOM
84	USB_P4+/ USB_SSRX1+	USB_HUB4OUT_DP	NA	IO, DIFF	USB 2.0 Host Port4 Data positive. This pin is connected to Mini PCIe Connector through a USB switch.
85	USB_2_3_OC#	USB_HUB2_OC&USB_HUB3_OC	NA	O, 3.3V CMOS	Over current sense signal for USB Host Port2 and Port3. This pin is connected from USB Host Port2 Over current indicator.
86	USB_0_1_OC#	USB1_OTG_OC(GPIO1_13)&USB_HUB1_OC	USB1_OTG_OC(GPIO1_IO13)/AD9	O, 3.3V CMOS/ 10K PU	Over current sense signal for USB Host Port0 and OTG Port1.

Pin No.	Qseven MXM Connector Pin Name	Signal Name	CPU Ball Name/ Pin Number	Signal Type/ Termination	Description
					This pin is connected from HostPort0 and USB OTG Port1Over current indicator.
87	USB_P3-	USB_HUB3OUT_DM	NA	IO, DIFF	USB 2.0 Host Port3 Data negative. This pin is connected to Dual stack USB3.0 TypeA connector (J23) top port in carrier board (from the USB HUB output port3 of the i.MX 8M Mini or i.MX 8M Nano SOM).
88	USB_P2-	USB_HUB2OUT_DM	NA	IO, DIFF	USB 2.0 Host Port2 Data negative. This pin is connected to Dual stack USB3.0 TypeA connector (J23) bottom port.
89	USB_P3+	USB_HUB3OUT_DP	NA	IO, DIFF	USB 2.0 Host Port3 Data positive. This pin is connected to Dual stack USB3.0 TypeA connector (J23) top port in carrier board (from the USB HUB output port3 of the i.MX 8M Mini or i.MX 8M Nano SOM).
90	USB_P2+	USB_HUB2OUT_DP	NA	IO, DIFF	USB 2.0 Host Port2 Data positive. This pin is connected to Dual stack USB3.0 TypeA connector (J23) bottom port.
91	USB_VBUS	USB_OTG1_VBUS	USB1_VBUS/F22	O, 5V Power	Reference voltage to USB controller.
92	USB_ID	USB_ID	USB1_ID/D22	O, 3.3V CMOS	USB OTG ID. This pin is connected from Micro USB OTG connector (J2).
93	USB_P1-	USB1_DN	USB1_DN/A22	IO, DIFF	USB 2.0 OTG Port1 Data negative.

Pin No.	Qseven MXM Connector Pin Name	Signal Name	CPU Ball Name/ Pin Number	Signal Type/ Termination	Description
					This pin is connected to Micro USB OTG connector (J2).
94	USB_P0-	USB_HUB1OUT_DM	NA	IO, DIFF	USB 2.0 Host Port0 Data negative. This pin is connected to USB TypeA combo connector (J22) (from the USB HUB output port1of the i.MX 8M Mini or i.MX 8M Nano SOM).
95	USB_P1+	USB1_DP	USB1_DP/B22	IO, DIFF	USB 2.0 OTG Port1 Data positive. This pin is connected to Micro USB OTG connector (J2).
96	USB_P0+	USB_HUB1OUT_DP	NA	IO, DIFF	USB 2.0 Host Port0 Data positive. This pin is connected to USB TypeA combo connector (J22) (from the USB HUB output port1of the i.MX 8M Mini or i.MX 8M Nano SOM).
97	GND	GND	NA	Power	Ground.
98	GND	GND	NA	Power	Ground.
99	eDP0_TX0+/ LVDS_A0+	LVDS_CHO_P	NA	I, DIFF LVDS	LVDS primary channel differential pair0 positive. This pin is connected to LVDS Receiver.
100	eDP1_TX0+/ LVDS_B0+	NC	NA	I, DIFF LVDS	NC
101	eDP0_TX0-/ LVDS_A0-	LVDS_CHO_N	NA	I, DIFF LVDS	LVDS primary channel differential pair0 negative. This pin is connected to LVDS Receiver.
102	eDP1_TX0-/ LVDS_B0-	NC	NA	I, DIFF LVDS	NC.
103	eDP0_TX1+/ LVDS_A1+	LVDS_CH1_P	NA	I, DIFF LVDS	LVDS primary channel differential pair1 positive. This pin is connected to LVDS Receiver.

Pin No.	Qseven MXM Connector Pin Name	Signal Name	CPU Ball Name/ Pin Number	Signal Type/ Termination	Description
104	eDP1_TX1+/ LVDS_B1+	NC	NA	I, DIFF LVDS	NC.
105	eDP0_TX1-/ LVDS_A1-	LVDS_CH1_N	NA	I, DIFF LVDS	LVDS primary channel differential pair1 negative. This pin is connected to LVDS Receiver.
106	eDP1_TX1-/ LVDS_B1-	NC	NA	I, DIFF LVDS	NC.
107	eDP0_TX2+/ LVDS_A2+	LVDS_CH2_P	NA	I, DIFF LVDS	LVDS primary channel differential pair2 positive. This pin is connected to LVDS Receiver.
108	eDP1_TX2+/ LVDS_B2+	NC	NA	I, DIFF LVDS	NC.
109	eDP0_TX2-/ LVDS_A2-	LVDS_CH2_N	NA	I, DIFF LVDS	LVDS primary channel differential pair2 negative. This pin is connected to LVDS Receiver.
110	eDP1_TX2-/ LVDS_B2-	NC	NA	I, DIFF LVDS	NC.
111	LVDS_PPEN	GPIO_LVDS_PPEN(GPI_O5_04)	SPDIF_RX/ AG9	I, 3.3V CMOS/ 10K PU	LCD Panel Power Enable.
112	LVDS_BLEN	GPIO_LVDS_BLEN(GPI_O5_05)	SPDIF_EXT_CL K/ AF8	I, 3.3V CMOS/ 10K PU	LCD Panel Backlight Enable Control.
113	eDP0_TX3+/ LVDS_A3+	LVDS_CH3_P	NA	I, DIFF LVDS	LVDS primary channel differential pair3 positive. This pin is connected to LVDS Receiver.
114	eDP1_TX3+/ LVDS_B3+	NC	NA	I, DIFF LVDS	NC.
115	eDP0_TX3-/ LVDS_A3-	LVDS_CH3_N	NA	I, DIFF LVDS	LVDS primary channel differential pair3 negative. This pin is connected to LVDS Receiver.
116	eDP1_TX3-/ LVDS_B3-	NC	NA	I, DIFF LVDS	NC.
117	GND	GND	NA	Power	Ground.
118	GND	GND	NA	Power	Ground.
119	eDP0_AUX+/ LVDS_CLK_P	LVDS_CLK_P	NA	I, DIFF LVDS	LVDS primary channel

Pin No.	Qseven MXM Connector Pin Name	Signal Name	CPU Ball Name/ Pin Number	Signal Type/ Termination	Description
	LVDS_A_CLK+				differential Clock positive. This pin is connected to LVDS Receiver.
120	eDP1_AUX+/ LVDS_B_CLK+	NC	NA	I, DIFF LVDS	NC.
121	eDP0_AUX-/ LVDS_A_CLK-	LVDS_CLK_N	NA	I, DIFF LVDS	LVDS primary channel differential Clock negative. This pin is connected to LVDS Receiver.
122	eDP1_AUX-/ LVDS_B_CLK-	NC	NA	I, 1.8V LVDS	NC.
123	LVDS_BLT_CTR L/GP_PWM_O UTO	GPIO_LVDS_BLT_CTRL (GPIO5_03)	SPDIF_TX/AF9	I, 3.3V CMOS/ 10K PU	LCD Panel Backlight Control.
124	GP_1-Wire_Bus	GP_1_WB	NA	IO, 3.3V CMOS	This pin is connected to CEC pin of HDMI connector (J24) in carrier board.
125	GP2_I2C_DAT/ LVDS_DID_DA T	I2C3_SDA	I2C3_SDA/F10	IO, 3.3V OD	I2C3 Data. This pin is directly connected to Expansion Connector3 (J14) 35 <sup>th</sup> Pin in carrier board.
126	eDP0_HPD#/ LVDS_BLC_DA T	NC	NA	-	NC
127	GP2_I2C_CLK /LVDS_DID_CL K	I2C3_SCL	I2C3_SCL/E10	I, 3.3V OD	I2C3 Clock. This pin is directly connected to Expansion Connector3 (J14) 37 <sup>th</sup> Pin in carrier board.
128	eDP1_HPD#/ LVDS_BLC_CL K	NC	NA	-	NC
129	CANO_TX	CANO_TX	NA	I,3.3V CMOS	Transmit input for CANO bus. This pin is connected to CANO Transceiver.
130	CANO_RX	CANO_RX	NA	O, 3.3V CMOS	Receive output for CANO bus. This pin is connected from CANO Transceiver.
131	DP_LANE3+/	HDMI_CLKP	NA	I, TMDS	HDMI differential data lane

Pin No.	Qseven MXM Connector Pin Name	Signal Name	CPU Ball Name/ Pin Number	Signal Type/ Termination	Description
	TMDS_CLK+				clock positive. This pin is connected to HDMI connector (J24) in carrier board.
<b>132</b>	RSVD	NC	NA	-	NC
<b>133</b>	DP_LANE3-/ TMDS_CLK-	HDMI_CLKM	NA	I, TMDS	HDMI differential data clock negative. This pin is connected to HDMI connector (J24) in carrier board.
<b>134</b>	RSVD	NC	NA	-	NC
<b>135</b>	GND	GND	NA	Power	Ground.
<b>136</b>	GND	GND	NA	Power	Ground.
<b>137</b>	DP_LANE1+/ TMDS_LANE1+	HDMI_D1P	NA	I, TMDS	HDMI differential data lane 1 positive. This pin is connected to HDMI connector (J24) in carrier board.
<b>138</b>	DP_AUX+	NC	NA	-	NC
<b>139</b>	DP_LANE1-/ TMDS_LANE1-	HDMI_D1M	NA	I, TMDS	HDMI differential data lane 1 negative. This pin is connected to HDMI connector (J24) in carrier board.
<b>140</b>	DP_AUX-	NC	NA	-	NC
<b>141</b>	GND	GND	NA	Power	Ground.
<b>142</b>	GND	GND	NA	Power	Ground.
<b>143</b>	DP_LANE2+/ TMDS_LANE0+	HDMI_D0P	NA	I, TMDS	HDMI differential data lane 0 positive. This pin is connected to HDMI connector (J24) in carrier board.
<b>144</b>	RSVD	NC	NA	-	NC
<b>145</b>	DP_LANE2-/ TMDS_LANE0-	HDMI_D0M	NA	I, TMDS	HDMI differential data lane 0 negative. This pin is connected to HDMI connector (J24) in carrier board.
<b>146</b>	RSVD	NC	NA	-	NC
<b>147</b>	GND	GND	NA	Power	Ground.
<b>148</b>	GND	GND	NA	Power	Ground.
<b>149</b>	DP_LANE0+/ TMDS_LANE2+	HDMI_D2P	NA	I, TMDS	HDMI differential data lane 2 positive.

Pin No.	Qseven MXM Connector Pin Name	Signal Name	CPU Ball Name/ Pin Number	Signal Type/ Termination	Description
					This pin is connected to HDMI connector (J24) in carrier board.
150	HDMI_CTRL_DAT	I2C2_SDA	I2C2_SDA/D9	IO, 3.3V OD	HDMI I2C Data. This pin is connected to HDMI connector (J24) in carrier board.
151	DP_LANE0-/TMDS_LANE2-	HDMI_D2M	NA	I, TMDS	HDMI differential data lane 2 negative. This pin is connected to HDMI connector (J24) in carrier board.
152	HDMI_CTRL_C_LK	I2C2_SCL	I2C2_SCL/D10	I, 3.3V OD	HDMI I2C Clock. This pin is connected to HDMI connector (J24) in carrier board.
153	DP_HDMI_HPD_D#	HDMI_HPD	NA	O, 3.3V CMOS	HDMI hot plug detect. This pin is connected to HDMI connector (J24) in carrier board.
154	RSVD	NC	NA	-	NC
155	PCIE_CLK_REF+	PCIE_REFCLK_DP <sup>1</sup>	NA	I, DIFF	PCIe differential reference clock positive. This pin is connected to PCIe clock buffer.
156	PCIE_WAKE#	PCIe_WAKE_B(GPIO1_10)	GPIO1_IO10/AD10	O, 3.3V CMOS/10K PU	PCIe wake event. This pin is connected to PCIe x 4 connector (J4) and Mini PCIe connector (J26).
157	PCIE_CLK_REF-	PCIE_REFCLK_DM <sup>1</sup>	NA	I, DIFF	PCIe differential reference clock negative. This pin is connected to PCIe clock buffer.
158	PCIE_RST#	PCIe_RST(GPIO1_11)	GPIO1_IO11/AC10	I, 3.3V CMOS	PCIe reset. This pin is connected to PCIe x 4 connector (J4) and Mini PCIe connector (J26).
159	GND	GND	NA	Power	Ground.
160	GND	GND	NA	Power	Ground.
161	PCIE3_TX+	NC	NA	-	NC
162	PCIE3_RX+	NC	NA	-	NC
163	PCIE3_TX-	NC	NA	-	NC

Pin No.	Qseven MXM Connector Pin Name	Signal Name	CPU Ball Name/ Pin Number	Signal Type/ Termination	Description
<b>164</b>	PCIE3_RX-	NC	NA	-	NC
<b>165</b>	GND	GND	NA	Power	Ground.
<b>166</b>	GND	GND	NA	Power	Ground.
<b>167</b>	PCIE2_TX+	NC	NA	-	NC
<b>168</b>	PCIE2_RX+	NC	NA	-	NC
<b>169</b>	PCIE2_TX-	NC	NA	-	NC
<b>170</b>	PCIE2_RX-	NC	NA	-	NC
<b>171</b>	UART0_TX	UART2_TX(SAI3_TXC)	UART2_TX(SAI3_TXC)/ AG6	I, 3.3V CMOS	UART2 interface serial data transmitter. This pin is connected to Data UART Header (J1) 05 <sup>th</sup> Pin.
<b>172</b>	UART0_RTS#	UART2_CTS_B(SAI3_RXC)	UART2_CTS_B(SAI3_RXC)/ AG7	I, 3.3V CMOS	UART2 interface ready to receive handshake signal. This pin is connected to Data UART Header (J1) 06 <sup>th</sup> Pin.
<b>173</b>	PCIE1_TX+	NC	NA	-	NC
<b>174</b>	PCIE1_RX+	NC	NA	-	NC
<b>175</b>	PCIE1_TX-	NC	NA	-	NC
<b>176</b>	PCIE1_RX-	NC	NA	-	NC
<b>177</b>	UART0_RX	UART2_RX(SAI3_TXFS)	UART2_RX(SAI3_TXFS)/ AC6	O, 3.3V CMOS	UART2 interface serial data receiver. This pin is connected from Data UART Header (J1) 04 <sup>th</sup> Pin.
<b>178</b>	UART0_CTS#	UART2_RTS_B(SAI3_RXD)	UART2_RTS_B(SAI3_RXD)/ AF7	O, 3.3V CMOS	UART2 interface ready to send handshake signal. This pin is connected from Data UART Header (J1) 02 <sup>nd</sup> Pin.
<b>179</b>	PCIE0_TX+	PCIE_TXP <sup>1</sup>	PCIE_TXN_P/ B20	I, DIFF	PCIe Channel0 Transmit data output positive. This pin is connected to PCIe x 4 connector (J4) or Mini PCIe connector (J26) through PCIe Switch.
<b>180</b>	PCIE0_RX+	PCIE_RXP <sup>1</sup>	PCIE_RXN_P/ B19	O, DIFF	PCIe Channel0 Receive data input positive. This pin is connected to PCIe x 4 connector (J4) or Mini PCIe connector (J26)

Pin No.	Qseven MXM Connector Pin Name	Signal Name	CPU Ball Name/ Pin Number	Signal Type/ Termination	Description
					through PCIe Switch.
<b>181</b>	PCIE0_TX-	PCIE_RXN <sup>1</sup>	PCIE_RXN_N/A20	I, DIFF	PCIe Channel0 Transmit data output negative. This pin is connected to PCIe x 4 connector (J4) or Mini PCIe connector (J26) through PCIe Switch.
<b>182</b>	PCIE0_RX-	PCIE_RXN <sup>1</sup>	PCIE_RXN_N/A19	O, DIFF	PCIe Channel0 Receive data input negative. This pin is connected to PCIe x 4 connector (J4) or Mini PCIe connector (J26) through PCIe Switch.
<b>183</b>	GND	GND	NA	Power	Ground.
<b>184</b>	GND	GND	NA	Power	Ground.
<b>185</b>	LPC_AD0/ GPIO0	Q7_GPIO0(GPIO5_22)	ECSPI3_SCLK(UART1_RXD)/ E14	IO,3.3VCMOS/ 10K PU	General purpose Input/Output0. This GPIO is used for Touch Interrupt and connected from Capacitive Touch Connector or Resistive Touch Controller.
<b>186</b>	LPC_AD1/ GPIO1	Q7_GPIO1(GPIO1_05)	GPIO1_IO05/ AF12	IO,3.3VCMOS/ 10K PU	General purpose Input/Output1. This pin is connected to Expansion Connector3 (J14) 34 <sup>th</sup> Pin through resistor. <i>Note: This pin is also connected to Mini PCIe connector (J26) 20<sup>th</sup> Pin through resistor and default populated.</i>
<b>187</b>	LPC_AD2 / GPIO2	Q7_GPIO2(GPIO5_23)	ECSPI3_MOSI(UART1_TXD)/ F13	IO,3.3VCMOS/ 10K PU	General purpose Input/Output2. This GPIO is used for Mic Input Detect and connected from Audio IN Jack. <i>Note: This pin is also connected to Expansion connector3 (J14) 45<sup>th</sup> Pin</i>

Pin No.	Qseven MXM Connector Pin Name	Signal Name	CPU Ball Name/ Pin Number	Signal Type/ Termination	Description
					<i>through resistor and default populated.</i>
188	LPC_AD3/ GPIO3	Q7_GPIO3(GPIO1_06)	GPIO1_IO06/ AG11	IO,3.3VCMOS/ 10K PU	General purpose Input/Output3.  This GPIO is used for Headphone Detect and connected from Audio Out Jack.  <i>Note: This pin is also connected to Expansion connector3 (J14) 41<sup>st</sup> Pin through resistor and default populated.</i>
189	LPC_CLK/ GPIO4	Q7_GPIO4(GPIO5_24)	EC SPI3_MISO(UART2_RXD)/ F15	IO, 3.3V CMOS	General purpose Input/Output4.  This GPIO is used for CAN0 Transceiver Power down control and connected to CAN transceiver.  <i>Note: This pin is also connected to Expansion connector3 (J14) 47<sup>th</sup> Pin.</i>
190	LPC_FRAME#/ GPIO5	Q7_GPIO5(GPIO1_07)	GPIO1_IO07/ AF11	IO,3.3VCMOS/ 10K PU	General purpose Input/Output5.  This pin is connected to Expansion Connector3 (J14) 44 <sup>th</sup> Pin through resistor and default populated.
191	SERIRQ / GPIO6	Q7_GPIO6(GPIO5_25)	EC SPI3_SSO(UART2_TXD)/ E15	IO,3.3VCMOS/ 10K PU	General purpose Input/Output6.  This pin is connected to Expansion Connector3 (J14) 40 <sup>th</sup> Pin through resistor and default populated.
192	LPC_LDRQ#/ GPIO7	Q7_GPIO7(GPIO1_08)	GPIO1_IO08/ AG10	IO, 3.3V CMOS	General purpose Input/Output7.  This pin is connected to Expansion Connector3

Pin No.	Qseven MXM Connector Pin Name	Signal Name	CPU Ball Name/ Pin Number	Signal Type/ Termination	Description
					(J14) 09 <sup>th</sup> Pin through resistor and default populated.
193	VCC_RTC	VRTC_3V0	NA	O, 3V Power	3V backup coin cell input for RTC.
194	SPKR/ GP_PWM_OUT T2	PWM1_OUT(I2C4_SDA) )	PWM1_OUT(I2C4_SDA)/ E13	I, 3.3V CMOS	Buzzer control PWM input. This pin is connected to buzzer in carrier board.
195	FAN_TACHOIN / GP_TIMER_IN	NC		-	NC
196	FAN_PWMOUT T/ GP_PWM_OUT T1	PWM2_OUT(I2C4_SCL) )	PWM2_OUT(I2C4_SCL)/ D13	I, 3.3V CMOS/10K PU	Fan Control PWM input. This pin is connected to Fan Header (J9) 2 <sup>nd</sup> Pin.
197	GND	GND	NA	Power	Ground.
198	GND	GND	NA	Power	Ground.
199	SPI_MOSI	ECSPI1_MOSI	ECSPI1_MOSI/ B7	I, 3.3V CMOS	SPI Master Out Slave In. This Pin is connected to SPI Flash. <i>Note: This pin is also connected to Expansion connector3 (J14) 48<sup>th</sup> Pin.</i>
200	SPI_CS0#	ECSPI1_SS0	ECSPI1_SS0/ B6	I, 3.3V CMOS/ 10K PU	SPI Chip Select1. This Pin is connected to SPI Flash.
201	SPI_MISO	ECSPI1_MISO	ECSPI1_MISO/ A7	O, 3.3V CMOS	SPI Master In Slave Out. This Pin is connected from SPI Flash. <i>Note: This pin is also connected to Expansion connector3 (J14) 46<sup>th</sup> Pin.</i>
202	SPI_CS1#	GPIO_ECSPI1_SS1	SAI5_MCLK/ AD15	I, 3.3V CMOS	SPI Chip Select2. This pin is also connected to Expansion connector3 (J14) 49 <sup>th</sup> Pin.
203	SPI_SCK	ECSPI1_SCLK	ECSPI1_SCLK/ D6	I, 3.3V CMOS	SPI Clock. This Pin is connected to SPI Flash. <i>Note: This pin is also connected to Expansion connector3 (J14) 51<sup>st</sup> Pin.</i>

Pin No.	Qseven MXM Connector Pin Name	Signal Name	CPU Ball Name/ Pin Number	Signal Type/ Termination	Description
204	MFG_NC4	MFG_NC4	NA	O, 3.3V CMOS/ 10K PD	<p>Can be used for selecting between debug UART and JTAG</p> <p>This pin is connected from JTAG Header (J16) 03<sup>rd</sup> Pin through buffer.</p>
205	VCC_5V_SB	NC	NA	-	NC
206	VCC_5V_SB	NC		-	NC
207	MFG_NC0	JTAG_TCK	JTAG_TCK/ F26	O, 3.3V CMOS/ 10K PD	<p>JTAG Test Clock.</p> <p>This pin is connected from JTAG Header (J16) 09<sup>th</sup>Pin through buffer.</p>
208	MFG_NC2	JTDI_RX	UART4_RXD/ F19 Or JTAG_TDI/ E27	O, 3.3V CMOS	<p>UART4 serial data receiver.</p> <p>This pin is connected from Serial to USB converter for Debug console.</p> <p><i>Note: This pin is also connected to JTAG Header (J16) 05<sup>th</sup>Pin (JTAG_TDI) through buffer.</i></p>
209	MFG_NC1	JTDO_UTX	UART4_TXD/ F18 Or JTAG_TDO/ E26	I, 3.3V CMOS	<p>UART4 serial data transmitter.</p> <p>This pin is connected to Serial to USB converter for Debug console.</p> <p><i>Note: This pin is also connected to JTAG Header (J16) 13<sup>th</sup>Pin (JTAG_TDO) through buffer.</i></p>
210	MFG_NC3	JTAG_TMS	JTAG_TMS/ F27	O, 3.3V CMOS/ 10K PU	JTAG Test Mode Select.
211	VCC/NC	NC	NA	-	NC
212	VCC/NC	NC	NA	-	NC
213	VCC/NC	NC	NA	-	NC
214	VCC/NC	NC	NA	-	NC
215	VCC/NC	NC	NA	-	NC
216	VCC/NC	NC	NA	-	NC
217	VCC/NC	NC	NA	-	NC
218	VCC/NC	NC	NA	-	NC
219	VCC	VCC_5V	NA	O, 5V Power	Supply Voltage.

Pin No.	Qseven MXM Connector Pin Name	Signal Name	CPU Ball Name/ Pin Number	Signal Type/ Termination	Description
<b>220</b>	VCC	VCC_5V	NA	O, 5V Power	Supply Voltage.
<b>221</b>	VCC	VCC_5V	NA	O, 5V Power	Supply Voltage.
<b>222</b>	VCC	VCC_5V	NA	O, 5V Power	Supply Voltage.
<b>223</b>	VCC	VCC_5V	NA	O, 5V Power	Supply Voltage.
<b>224</b>	VCC	VCC_5V	NA	O, 5V Power	Supply Voltage.
<b>225</b>	VCC	VCC_5V	NA	O, 5V Power	Supply Voltage.
<b>226</b>	VCC	VCC_5V	NA	O, 5V Power	Supply Voltage.
<b>227</b>	VCC	VCC_5V	NA	O, 5V Power	Supply Voltage.
<b>228</b>	VCC	VCC_5V	NA	O, 5V Power	Supply Voltage.
<b>229</b>	VCC	VCC_5V	NA	O, 5V Power	Supply Voltage.
<b>230</b>	VCC	VCC_5V	NA	O, 5V Power	Supply Voltage.

*Note:*

1. PCIe is not supported in i.MX 8M Nano SoC

## 2.4 On Board Switches

### 2.4.1 Power ON/OFF Switch

The i.MX 8M Mini or i.MX 8M Nano Qseven carrier board has power ON/OFF switch (SW1) to control the Main Power Input On/Off functionality. This power ON/OFF switch is physically located at the top of the board as shown below.





Figure 3: Power ON/OFF Switch

## 2.4.2 Board Configuration Switch

The i.MX 8M Mini or i.MX 8M Nano Qseven Development platform has one 8bit Board configuration switch (SW2) to configure board specific feature setting. Each bit of this switch is used to select the different features or modes. This Board configuration switch is physically located at the top of the board as shown below.



**Figure 4: Board Configuration Switch**


The functionality of Board configuration switch (SW2) of the carrier board is explained in the following table. All the bits of Board configuration switch are not used in i.MX 8M Mini or i.MX 8M Nano Development platform and so only the required bits are explained with default setting highlighted.

**Table 4: Board Configuration Switch**

SW2 Bits	SW2 Bit Name	Description	
		OFF	ON
<b>1</b>	BIOS_DSIABLE#	-	-
<b>2</b>	BATLOW#	-	-
<b>3</b>	LID_BTN#	-	-
<b>4</b>	USB_SELECT	-	USB 2.0 lanes is connected to Mini PCIe Connector
<b>5</b>	CODEC_SELECT	-	-
<b>6</b>	PCIe_SELECT	PCIe channel0 is connected to Mini-PCIe Slot.	PCIe channel0 is connected to PClex4 Slot.
<b>7</b>	DEBUG_SELECT	-	Debug Port is selected as UART.
<b>8</b>	USB_ID	USB0 acts as Host mode or Device mode based on the connected cable in USB MicroAB connector (J2).	USB0 is forced to Host Mode.

#### 2.4.3 Reset Switch


The i.MX 8M Mini or i.MX 8M Nano Qseven Development platform supports Push button switch (SW4) to reset the i.MX 8M Mini or i.MX 8M Nano SoC. “RSTBTN” signal of Qseven MXM connector is directly connected from Reset Push button switch. This Reset Push button switch (SW4) is physically located at the top of the board as shown below.

**Figure 5: Reset Switch**

## 2.5 Serial Interface Features

### 2.5.1 Debug UART Port

The i.MX 8M Mini or i.MX 8M Nano Qseven Development platform supports debug interface through CPU's UART4 interface. This UART4 signals from Qseven MXM connector is connected to UART to USB Convertor "FT232RQ" and to USB Micro AB Connector (J3). This USB Micro AB Connector can be used for Debug purpose which is physically located at the top of the board as shown below.



**Figure 6: Debug UART**

As per Qseven specification version 2.1, Debug UART interface and JTAG interface share the same pins in Qseven Edge connector and so either one interface only can be used at a time. The required debug interface can be selected by setting the 7<sup>th</sup>bit of Board configuration switch (SW2) to Debug UART Mode.


## 2.5.2 Data UART Header

The i.MX 8M Mini or i.MX 8M Nano Qseven Development platform supports full functional Data UART interface through CPU's UART2 interface. This UART2 signals from Qseven MXM connector is connected directly to 6pin Header (J1) for easy accessibility. This Data UART header is physically located at the top of the board as shown below.

Number of Pins : 6

Connector Part number : 5-146280-6from TE Connectivity

Mating Connector : 534237-4 from TE Connectivity



**Figure 7: Data UART Header**

**Table 5: Data UART Header Pin Out**

Pin No	Pin Name	Signal Name	Signal Type/Termination	Description
1	GND	GND	Power	Ground.
2	UART_CTS#	UART2_RTS_B(SAI3_RXD)	O, 3.3V CMOS	UART2 interface Clear to Send signal.
3	VCC_3V3	VCC_3V3	O, 3.3V Power	3.3V Supply Voltage.
4	UART_RXD	UART2_RX(SAI3_TXFS)	I, 3.3V CMOS	UART2 interface Receive signal.
5	UART_TXD	UART2_TX(SAI3_TXC)	O, 3.3V CMOS	UART2 interface Transmit signal.
6	UART_RTS#	UART2_CTS_B(SAI3_RXC)	I, 3.3V CMOS	UART2 interface Ready To Send signal.

## 2.6 High Speed Interface Features

### 2.6.1 PCIe Channel0 Port

The i.MX 8M Mini Qseven Development platform supports one PCI Express Gen2.0 lane through CPU's PCIe0 interface. PCIe reference clock from Qseven MXM connector is connected to two output clock buffer and then connected to PClex4 connector and Mini PCIe connector for clock reference.

The PCIe channel0 signals of Qseven MXM connector is connected to 1:2 Multiplexer/Demultiplexer switch and then one output of this Multiplexer/Demultiplexer switch is connected to PClex4 connector and other one to Mini PCIe connector. The selection between PClex4 connector and Mini PCIe connector can be done by setting the 6<sup>th</sup> bit of Board configuration switch (SW2) to appropriate position.

If the 6<sup>th</sup> bit of Board configuration switch is set to ON position, then PCIe channel0 of Qseven MXM connector is connected to PClex4 connector which is physically located at the top of the board as shown below.





Figure 8: PClex4 Connector

**Table 6: PClex4 Connector Pin Out**

<b>Pin No</b>	<b>Pin Name</b>	<b>Signal Name</b>	<b>Signal Type/Termination</b>	<b>Description</b>
<b>A1</b>	PRSNT1#	PRSNT1#	O, 3.3V CMOS	Default Grounded.
<b>B1</b>	+12V	VCC_12V	O, 12V Power	12V Supply Voltage.
<b>A2</b>	+12V	VCC_12V	O, 12V Power	12V Supply Voltage.
<b>B2</b>	+12V	VCC_12V	O, 12V Power	12V Supply Voltage.
<b>A3</b>	+12V	VCC_12V	O, 12V Power	12V Supply Voltage.
<b>B3</b>	RSVD1	NC	-	NC, Reserved Pin.
<b>A4</b>	GND	GND	Power	Ground.
<b>B4</b>	GND	GND	Power	Ground.
<b>A5</b>	TCK	NC	-	NC.
<b>B5</b>	SMCLK	I2C2_SCL	O, 3.3VOD	SMB Clock.
<b>A6</b>	TDI	NC	-	NC.
<b>B6</b>	SMDAT	I2C2_SDA	IO, 3.3VOD	SMB Data.
<b>A7</b>	TDO	NC	-	NC.
<b>B7</b>	GND	GND	Power	Ground.
<b>A8</b>	TMS	NC	-	NC.
<b>B8</b>	+3.3V	VPCIe_3V3	O, 3.3V Power	3.3V Supply Voltage.
<b>A9</b>	+3.3V	VPCIe_3V3	O, 3.3V Power	3.3V Supply Voltage.
<b>B9</b>	TRST#	NC	-	NC.
<b>A10</b>	+3.3V	VPCIe_3V3	O, 3.3V Power	3.3V Supply Voltage.
<b>B10</b>	3V3AUX	VCC_3V3	O, 3.3V Power	3.3V Supply Voltage.
<b>A11</b>	PERST#	PCIe_RST(GPIO1_11)	O, 3.3V CMOS/ 10K PU	PCIe PERST#.
<b>B11</b>	WAKE#	PCIe_WAKE_B(GPIO1_10)	O, 3.3V CMOS	PCIe WAKE#.
<b>A12</b>	GND	GND	Power	Ground.
<b>B12</b>	RSVD2	NC	-	NC, Reserved Pin.
<b>A13</b>	REFCLK+	PCIe_REFCLK_DP	O, DIFF	PCIe Reference Clock positive.
<b>B13</b>	GND	GND	Power	Ground.
<b>A14</b>	REFCLK-	PCIe_REFCLK_DN	O, DIFF	PCIe Reference Clock negative.
<b>B14</b>	PCIE0_TX+	PCIe1_TXP	O, DIFF	PCIe Port 0 Transmit pair positive.
<b>A15</b>	GND	GND	Power	Ground.
<b>B15</b>	PCIE0_TX-	PCIe1_TXN	O, DIFF	PCIe Port 0 Transmit pair negative.
<b>A16</b>	PCIE0_RX+	PCIe1_RXP	I, DIFF	PCIe Port 0 Receive pair positive.
<b>B16</b>	GND	GND	Power	Ground.
<b>A17</b>	PCIE0_RX-	PCIe1_RXN	I, DIFF	PCIe Port 0 Receive pair negative.
<b>B17</b>	PRSNT2#	NC	-	NC.
<b>A18</b>	GND	GND	Power	Ground.
<b>B18</b>	GND	GND	Power	Ground.
<b>A19</b>	RSVD	NC	-	NC, Reserved Pin.
<b>B19</b>	PCIE1_TX+	NC	-	NC, PCIe Port 1 Transmit pair positive.

Pin No	Pin Name	Signal Name	Signal Type/Termination	Description
A20	GND	GND	Power	Ground.
B20	PCIE1_TX-	NC	-	NC, PCIe Port 1 Transmit pair negative.
A21	PCIE1_RX+	NC	-	NC, PCIe Port 1 Receive pair positive.
B21	GND	GND	Power	Ground.
A22	PCIE1_RX-	NC	-	NC, PCIe Port 1 Receive pair negative.
B22	GND	GND	Power	Ground.
A23	GND	GND	Power	Ground.
B23	PCIE2_TX+	NC	-	NC, PCIe Port 2 Transmit pair positive.
A24	GND	GND	Power	Ground.
B24	PCIE2_TX-	NC	-	NC, PCIe Port 2 Transmit pair negative.
A25	PCIE2_RX+	NC	-	NC, PCIe Port 2 Receive pair positive.
B25	GND	GND	Power	Ground.
A26	PCIE2_RX-	NC	-	NC, PCIe Port 2 Receive pair negative.
B26	GND	GND	Power	Ground.
A27	GND	GND	Power	Ground.
B27	PCIE3_TX+	NC	-	NC, PCIe Port 3 Transmit pair positive.
A28	GND	GND	Power	Ground.
B28	PCIE3_TX-	NC	-	NC, PCIe Port 3 Transmit pair negative.
A29	PCIE3_RX+	NC	-	NC, PCIe Port 3 Receive pair positive.
B29	GND	GND	Power	Ground.
A30	PCIE3_RX-	NC	-	NC, PCIe Port 3 Receive pair negative.
B30	RSVD	NC	-	NC, Reserved Pin.
A31	GND	GND	Power	Ground.
B31	PRSNT3#	NC	-	NC.
A32	RSVD	NC	-	NC, Reserved Pin.
B32	GND	GND	Power	Ground.

If the 6<sup>th</sup> bit of Board configuration switch is set to OFF position, then PCIe channel0 of Qseven MXM connector is connected to Mini PCIe connector which is physically located at the bottom of the board as shown below.



**Figure 9: Mini PCIe Connector**

**Table 7: Mini-PCIe Connector Pin Out**

Pin No	Pin Name	Signal Name	Signal Type/Termination	Description
1	PCIe_WAKE	PCIe_WAKE_B(GPIO1_10)	O, 3.3V CMOS/ 10K PU	PCIe WAKE#.
2	+3.3V_aux	VPCle_3V3	O, 3.3V Power	3.3V Supply Voltage.
3	COEX1	NC.	-	NC.
4	GND	GND	Power	Ground.
5	COEX2	NC.	-	NC.
6	1.5V	VCC_1V5	O, 1.5V Power	1.5V Supply Voltage.
7	CLK_REQ#	CLK_REQ#	O, 3.3V CMOS/ 10K PU	Used to enable PCIeClock.
8	UIM_PWR	NC.	-	NC.
9	GND	GND	Power	Ground.
10	UIM_DATA	NC.	-	NC.
11	REFCLK-	PCIe_REFCLK_DM	O, DIFF	PCIe Reference Clock positive.
12	UIM_CLK	NC.	-	NC.
13	REFCLK+	PCIe_REFCLK_DP	O, DIFF	PCIe Reference Clock negative.
14	UIM_RESET	NC.	-	NC.
15	GND	GND	Power	Ground.
16	UIM_VPP	NC.	-	NC.


Pin No	Pin Name	Signal Name	Signal Type/Termination	Description
17	RESERVED	NC.	-	NC.
18	GND	GND	Power	Ground.
19	RESERVED	NC.	-	NC.
20	W_DISABLE#	Q7_GPIO1(GPIO1_05)	O, 3.3V CMOS/ 10K PU	Wireless Disable. <i>Note: This pin is also connected to Expansion connector3 (J14) 34<sup>th</sup> Pin through resistor and default populated.</i>
21	GND	GND	Power	Ground.
22	PERST#	PCIe_RST(GPIO1_11)	O, 3.3V CMOS	PCIe Reset.
23	PCIE0_RX-	PCIe1_RXN	I, DIFF	PCIe Channel0 Receive pair negative.
24	+3.3V_aux	VPCIe_3V3	O, 3.3V Power	3.3V Supply Voltage.
25	PCIE0_RX+	PCIe1_RXP	I, DIFF	PCIe Channel0 Receive pair positive.
26	GND	GND	Power	Ground.
27	GND	GND	Power	Ground.
28	1.5V	VCC_1V5	O, 1.5V Power	1.5V Supply Voltage.
29	GND	GND	Power	Ground.
30	SMB_CLK	I2C2_SCL	O, 3.3V OD	SMB Clock.
31	PCIE0_TX-	PCIe1_TXN	O, DIFF	PCIe Channel0 Transmit pair negative.
32	SMB_DATA	I2C2_SDA	IO, 3.3V OD	SMB DATA.
33	PCIE0_TX+	PCIe1_TXP	O, DIFF	PCIe Channel0 Transmit pair positive.
34	GND	GND	Power	Ground.
35	GND	GND	Power	Ground.
36	USB_D-	NC.	-	NC.
37	GND	GND	Power	Ground.
38	USB_D+	NC.	-	NC.
39	+3.3V_aux	VPCIe_3V3	O, 3.3V Power	3.3V Supply Voltage.
40	GND	GND	Power	Ground.
41	+3.3V_aux	VPCIe_3V3	O, 3.3V Power	3.3V Supply Voltage.
42	LED_WWAN#	LED_WWAN#	O, 3.3V CMOS	Connected to D4 Green LED cathode.
43	GND	GND	Power	Ground.
44	LED_WLAN#	LED_WLAN#	O, 3.3V CMOS	Connected to D5 Green LED cathode.
45	RESERVED	NC.	-	NC.
46	LED_WPAN#	LED_WPAN#	O, 3.3V CMOS	Connected to D3 Green LED cathode.
47	RESERVED	NC.	-	NC.
48	1.5V	VCC_1V5	O, 1.5V Power	1.5V Supply Voltage.
49	RESERVED	NC.	-	NC.
50	GND	GND	Power	Ground.
51	RESERVED	NC.	-	NC.
52	+3.3V_aux	VPCIe_3V3	O, 3.3V Power	3.3V Supply Voltage.

*Note: PCIe is not supported in i.MX 8M Nano SoC.*

## 2.7 Communication Interface Features

### 2.7.1 Gigabit Ethernet Port

The i.MX 8M Mini or i.MX 8M Nano Qseven Development platform supports Ethernet interface through CPU's ENET interface which supports 100/1000Mbps Ethernet. The Ethernet PHY output signals from Qseven MXM connector is directly connected to RJ45 Magjack (J22). Also, it supports Speed (Yellow) and Link/Activity (Green) LED indications on RJ45 Magjack. This RJ45 Magjack combo connector is physically located at the top of the board as shown below.



**Figure 10: RJ45 Magjack**

### 2.7.2 USB2.0 Ports (Host)

The i.MX 8M Mini or i.MX 8M Nano Qseven Development platform supports three USB2.0 High Speed Host Type-A connector. The CPU's USB2 channel is to edge connector connected from interface is expanded to dual USB host ports through USB HUB on i.MX 8M Mini or i.MX 8M Nano Qseven SOM and available in USB2.0 Port0 and Port3 signals of Qseven MXM connector. These two USB2.0 Port0 and Port3 host ports from the Qseven MXM connector is directly connected to USB2.0 TypeA combo connector (J22) and top port of dual stack USB3.0 TypeA connector (J23) respectively.

The VBUS power of USB2.0 Port0 connector is connected through current limit power switches which limits the current above 500mA. If connected USB2.0 device takes more than 500mA current, this power switch limits the current to constant mode and sends the over current indication signal to the over current indicator pin of Qseven MXM connector USB port 0 & 1 (86<sup>th</sup> Pin).

The VBUS power of USB2.0 Port3 connector is connected through current limit power switches which limits the current above 1000mA. If connected USB2.0 device takes more than 1000mA current, this power switch limits the current to constant mode and sends the over current indication signal to the over current indicator pin of Qseven MXM connector USB port 4 (80<sup>th</sup> Pin).




Figure 11: USB2.0 Port0 (Host)




Figure 12: USB2.0 Port3 (Host)

**Table 8: Dual stack USB 3.0 Connector Pin Out (Top port)**

<b>Pin No</b>	<b>Pin Name</b>	<b>Signal Name</b>	<b>Signal Type/Termination</b>	<b>Description</b>
<b>10</b>	VCC_5V	VBUS	O, 5V Power	5V Supply Voltage.
<b>11</b>	USB_DM	USB_HUB2OUT_DM	IO, DIFF	USB2.0 Host Port3 data negative of Qseven MXM connector.
<b>12</b>	USB_DP	USB_HUB2OUT_DP	IO, DIFF	USB2.0 Host Port3 data positive of Qseven MXM connector.
<b>13</b>	GND	GND	Power	Ground.
<b>14</b>	USB_RXN	NC	-	NC.
<b>15</b>	USB_RXP	NC	-	NC.
<b>16</b>	GND	GND	Power	Ground.
<b>17</b>	USB_TXN	NC	-	NC.
<b>18</b>	USB_TXP	NC	-	NC.

### 2.7.3 USB2.0 Port1 (OTG)

The i.MX 8M Mini or i.MX 8M Nano Qseven Development support USB2.0 High Speed OTG interface through i.MX 8M Mini or i.MX 8M Nano SOM SoC's USB0 interface. This USB2.0 Port1 signals of Qseven MXM connector is directly connected to USB2.0 MicroAB connector (J2). This port can be used as USB OTG functionality which supports USB host and USB device based on USB ID pin status. This USB ID pin is also connected to DIP switch (SW2)<sup>8<sup>th</sup></sup> position and can be used to force this port as USB host alone by setting to ON position. When the DIP switch (SW2)<sup>8<sup>th</sup></sup> position is OFF position, either Host or device functionality can be set based on the USB ID pin status.

The VBUS power of this USB2.0 connector is connected through current limit power switch which can be used to switch On/Off the power based on the device or Host and also limits the current above 500mA in host mode. The connected Qseven SOM detects the USB functionality through USB ID pin and controls the power using the USB\_DRIVE\_VBUS pin (56<sup>th</sup> pin) of Qseven MXM connector. In Host mode, USB\_DRIVE\_VBUS should drive high to enable the power to the connector and in device mode, USB\_DRIVE\_VBUS should drive low to disable the power to the connector.

If connected USB2.0 device takes more than 500mA current, current limit power switch limits the current to constant mode and sends the over current indication signal to the over current indicator pin of Qseven MXM connector USB port 0 & 1. This USB2.0 OTG connector is physically located at the top of the board as shown below.




Figure 13: USB2.0 Port1 (OTG)

*Note: In i.MX 8M Nano SOC USB2.0 OTG is available only in flash mode*

#### 2.7.4 SDIO Port

The i.MX 8M Mini or i.MX 8M Nano Qseven Development platform supports SDIO interface through CPU's USDHC2 interface. This USDHC2 signals from Qseven MXM connector is connected to SD/MMC connector (J30) to support Standard SD interface. This connector supports up to 4-bit data transfer with card detect and write protect.

The main power to SD/MMC connector is 3.3V and it is connected through power switch to support power enable/disable feature. This power enable/disable is controlled from the SDIO\_PWR# pin of Qseven MXM connector. This SD/MMC connector (J30) is physically located at the bottom of the board as shown below.




Figure 14: SD/MMC Connector


### 2.7.5 CAN Header

The i.MX 8M Mini or i.MX 8M Nano Qseven Development platform supports CAN interface by using on SOM SPI to CAN controller. CPU's ECSPI2 interface is connected to MCP2518FD to support CAN over Qseven Edge connector. This CAN interface signals from Qseven MXM connector (pins 129<sup>th</sup>& 130<sup>th</sup>) is connected to CAN Bus transceiver "SN65HVD230DR" and to 6pin custom CAN header (J20). Mode select pin (Rs) of the CAN Bus transceiver is connected to GPIO4 (189<sup>th</sup> Pin) of the Qseven MXM connector. This CAN header is physically located at the top of the board as shown below.

Number of Pins : 6

Connector Part number : 53047-0610 from Molex

Mating Connector : 0510210600 from Molex with crimping pins



**Figure 15: CAN Header**

**Table 9: CAN Header Pin Out**

Pin No	Pin Name	Signal Name	Signal Type /Termination	Description
1	VCC_5V	VCC_5V_CAN	O, 5V Power	5V Supply Voltage.
2	VCC_12V	NC	-	NC. <i>Note: Optionally connected to on board 12V through resistor and not populated.</i>
3	CANL	CANL	IO, DIFF	CAN Differential negative.
4	GND	GND	Power	Ground.
5	CANH	CANH	IO, DIFF	CAN Differential positive.
6	GND	GND	Power	Ground.

## 2.8 Audio/Video Features

### 2.8.1 Audio IN&OUT

The i.MX 8M Mini or i.MX 8M Nano Qseven Development platform supports Audio In and Out through CPU's SAI5 interface which can support I2S format. This four wire I2S signals from Qseven MXM connector is connected to I2S Audio Codec "SGTL5000" to support Headphone Stereo output and Mono Mic input which is supported through 3.5mm Jack J5 and J6 correspondingly. Also, Headphone detect and Mic detect is supported through Qseven MXM connector pin 188<sup>th</sup>& 187<sup>th</sup> Pin correspondingly. These Audio Jacks are physically located at the top of the board as shown below.




Figure 16: Audio IN/OUTJack

## 2.8.2 7" LCD with Capacitive Touch

i.MX 8M Mini or i.MX 8M Nano Qseven carrier board supports 7inch, 18bpp RGB LCD "ETM070001ADH6" from Emerging Display Technologies Corporation (EDT) with capacitive touch panel from MIPI\_DSI to LVDS/HDMI Bridge "LT8912B" from Lontium Semiconductor and is available on the LVDS0(Primary channel) port of the Qseven MXM connector. LVDS transmitter (DS90CF384A) in carrier board which converts LVDS Interface signals to RGB and connects to RGB LCD connector (J8). This RGB LCD connector (J8) is physically located at the top of board as shown below.

This RGB LCD's power enable and backlight enable is connected from LVDS\_PPEN (111<sup>th</sup> pin) & LVDS\_BLEN (112<sup>th</sup> pin) of Qseven MXM connector which is i.MX 8M Mini or i.MX 8M Nano SOC's GPIO pins "AG9" and "AF8" respectively. Also, RGB LCD's brightness is controlled from LVDS\_BLT\_CTRL (123<sup>rd</sup> pin) of Qseven MXM connector which is i.MX 8M Mini or i.MX 8M Nano SOC's (AF9).





Figure 17: RGB LCD Connector

Table 10: 7" RGB LCD Connector Pin Out

Pin No	Pin Name	Signal Name	Signal Type / Termination	Description
1	U/D	U/D	O,3.3V CMOS/	Up or Down Scanning Direction.

Pin No	Pin Name	Signal Name	Signal Type / Termination	Description
			10K PD	
<b>2</b>	L/R	L/R	O,3.3V CMOS/ 10K PU	Left or Right Scanning Direction.
<b>3</b>	NC	NC	-	-
<b>4</b>	VCC1	VCC_3V3_TFT1	O, 3.3V Power	3.3V Supply voltage for LED Driver Circuit.
<b>5</b>	VCC2	VCC_3V3_TFT1	O, 3.3V Power	3.3V Supply voltage for LED Driver Circuit.
<b>6</b>	VCC3	VCC_3V3_TFT1	O, 3.3V Power	3.3V Supply voltage for LED Driver Circuit.
<b>7</b>	VCC4	VCC_3V3_TFT1	O, 3.3V Power	3.3V Supply voltage for LED Driver Circuit.
<b>8</b>	NC	NC	-	-
<b>9</b>	DIS_DE	DIS_DE	O,3.3V CMOS	Data Enable Output.
<b>10</b>	VSS1	GND	Power	Ground.
<b>11</b>	VSS2	GND	Power	Ground.
<b>12</b>	VSS3	GND	Power	Ground.
<b>13</b>	B5	DIS_B7	O,3.3V CMOS	Display Blue Data 7(MSB).
<b>14</b>	B4	DIS_B6	O,3.3V CMOS	Display Blue Data 6.
<b>15</b>	B3	DIS_B5	O,3.3V CMOS	Display Blue Data 5.
<b>16</b>	VSS4	GND	Power	Ground.
<b>17</b>	B2	DIS_B4	O,3.3V CMOS	Display Blue Data 4.
<b>18</b>	B1	DIS_B3	O,3.3V CMOS	Display Blue Data 3.
<b>19</b>	B0	DIS_B2	O,3.3V CMOS	Display Blue Data 2(LSB).
<b>20</b>	VSS5	GND	Power	Ground.
<b>21</b>	G5	DIS_G7	O,3.3V CMOS	Display Green Data 7(MSB).
<b>22</b>	G4	DIS_G6	O,3.3V CMOS	Display Green Data 6.
<b>23</b>	G3	DIS_G5	O,3.3V CMOS	Display Green Data 5.
<b>24</b>	VSS6	GND	Power	Ground.
<b>25</b>	G2	DIS_G4	O,3.3V CMOS	Display Green Data 4.
<b>26</b>	G1	DIS_G3	O,3.3V CMOS	Display Green Data 3.
<b>27</b>	G0	DIS_G2	O,3.3V CMOS	Display Green Data 2(LSB).
<b>28</b>	VSS7	GND	Power	Ground.
<b>29</b>	R5	DIS_R7	O,3.3V CMOS	Display Red Data 7(MSB).
<b>30</b>	R4	DIS_R6	O,3.3V CMOS	Display Red Data 6.
<b>31</b>	R3	DIS_R5	O,3.3V CMOS	Display Red Data 5.
<b>32</b>	VSS8	GND	Power	Ground.
<b>33</b>	R2	DIS_R4	O,3.3V CMOS	Display Red Data 4.
<b>34</b>	R1	DIS_R3	O,3.3V CMOS	Display Red Data 3.
<b>35</b>	R0	DIS_R2	O,3.3V CMOS	Display Red Data 2(LSB).
<b>36</b>	VSS9	GND	Power	Ground.
<b>37</b>	NC	NC	-	-
<b>38</b>	CLK	DIS_CLK	O,3.3V CMOS	DOT Data Clock.
<b>39</b>	HSYNC	DIS_HSYNC	O,3.3V CMOS	Horizontal SYNC Output.
<b>40</b>	VSYNC	DIS_VSYNC	O,3.3V CMOS	Vertical SYNC Output.

This RGB LCD also supports capacitive touch panel. The touch interrupt from capacitive touch controller is connected to GPIO0 (185<sup>th</sup> pin) of Qseven MXM connector which is i.MX 8M Mini or i.MX 8M Nano SOC's GPIO pin "E14". This Capacitive Touch Connector (J12) is physically located at the top of board as shown below.



**Figure 18: Cap Touch Connector Connector**

**Table 11: Capacitive Touch Connector Pin Out**

Pin No	Pin Name	Signal Name	Signal Type / Termination	Description
1	VSS1	GND	Power	Ground.
2	VDD	VDD	O, 3.3V Power	3.3V Supply voltage.
3	I2C_SCL	I2C3_SCL	O, 3.3V OD	I2C3 Clock Signal
4	NC	NC	-	-
5	I2C_SDA	I2C3_SDA	IO, 3.3V OD	I2C3 Data Signal
6	NC	NC	-	-
7	RST	GPIO_RESET(GPIO5_2)	O,3.3V CMOS/ 10K PU	Touch Controller Reset.
8	WAKE#	CAP_WAKE#	O,3.3V CMOS/ 10K PU	Wake Interrupt.
9	INT	Q7_GPIO0(GPIO5_22)	I,3.3V CMOS/ 10K PU	Touch Controller Interrupt.
10	VSS	GND	Power	Ground.

### 2.8.3 HDMI Port

i.MX 8M Mini or i.MX 8M Nano Qseven carrier board supports HDMI display output through MIPI\_DSI to LVDS/HDMI Bridge “LT8912B” from Lontium semiconductor and is available on the TMDS port of the Qseven MXM connector. This TMDS signals from Qseven MXM connector is connected to HDMI connector with ESD protection circuit in the i.MX 8M Mini or i.MX 8M Nano Qseven carrier board.

HDMI connector (J24) is physically located on top of the board as shown below.




Figure 19: HDMI Connector

## 2.9 Additional Features

### 2.9.1 SPI Flash

The i.MX 8M Mini or i.MX 8M Nano Qseven carrier board supports SPI Flash through i.MX 8M Mini or i.MX 8M Nano Qseven SOC's ESCPI1 interface. This SPI interface signals from Qseven MXM connector is connected to SPI Flash "SST25VF016B-50" in the Qseven carrier board and operating at 3.3V Level.

### 2.9.2 RTC Coin Cell Holder

The i.MX 8M Mini or i.MX 8M Nano Qseven carrier board supports Coin Cell Holder to connect "2032" series coin cell. This coin cell voltage is connected to Qseven SOM for RTC back up voltage when VCC main power is off. This Coin Cell Holder (J18) is physically located at the top of the board as shown below.




Figure 20: Coin Cell Holder

### 2.9.3 Fan Header

The i.MX 8M Mini or i.MX 8M Nano Qseven carrier board supports 6pin Fan Header (J19) to connect the Fan if required. The “FAN\_PWMOUT” signal of Qseven MXM connector is connected to Fan header to control the speed of the Fan. This Fan Header (J19) is physically located at the top of the board as shown below.

Number of Pins : 6

Connector Part number : 53047-0610 from Molex

Mating Connector : 0510210600 from Molex with crimping pins




Figure 21: Fan Header

Table 12: Fan Header Pin Out

Pin No	Pin Name	Signal Name	Signal Type /Termination	Description
1	VCC	VCC_12V	O, 12V Power	12V Supply Voltage.
2	PWM	PWM2_OUT(I2C4_SCL)	O, 3.3 CMOS	Fan Speed control.
3	GND	GND	Power	Ground.
4	NC	NC	-	-
5	FAN_PWR	VCC_FAN	O, Power	Controlled Power for Fan.
6	GND	GND	Power	Ground.

## 2.9.4 JTAG Header (Optional)

A Standard 20-pin ARM JTAG Header is available in i.MX 8M Mini or i.MX 8M Nano Qseven carrier board for debug purpose. JTAG signals from Qseven MXM connector is connected to JTAG Header (J16) through 3.3V level Buffer. This JTAG Header (J16) is physically located at the top of the board as shown below.

As per Qseven specification version 2.1, Debug UART and JTAG interfaces share the same pins in Qseven Edge connector. Hence either debug UART or JTAG interface can be used at a time. By default, Debug UART is supported in the i.MX 8M Mini or i.MX 8M Nano Qseven SOM and hence JTAG connector on i.MX 8M Mini or i.MX 8M Nano Qseven carrier board cannot be used for debugging.




Figure 22: JTAG Header

**Table 13: JTAG Header Pin Out**

<b>Pin No</b>	<b>Pin Name</b>	<b>Signal Name</b>	<b>Signal Type /Termination</b>	<b>Description</b>
<b>1</b>	VCC	VCC_3V3	O, 3.3V Power	VREF reference Voltage.
<b>2</b>	VCC	VCC_3V3	O, 3.3V Power	Supply Voltage.
<b>3</b>	JTAG_TRSTB	JTAG_TRSTB	I, 3.3V CMOS	JTAG test reset signal.
<b>4</b>	GND	GND	Power	Ground.
<b>5</b>	JTAG_TDI	JTAG_TDI	I, 3.3V CMOS	JTAG test data Input.
<b>6</b>	GND	GND	Power	Ground.
<b>7</b>	JTAG_TMS	JTAG_TMS	I, 3.3V CMOS/ 10K PU	JTAG test mode select.
<b>8</b>	GND	GND	Power	Ground.
<b>9</b>	JTAG_TCK	JTAG_TCK	I, 3.3V CMOS/ 10K PD	JTAG test clock.
<b>10</b>	GND	GND	Power	Ground.
<b>11</b>	-	-	10K PD	-
<b>12</b>	GND	GND	Power	Ground.
<b>13</b>	JTAG_TDO	JTAG_TDO	O, 3.3V CMOS	JTAG test data Output.
<b>14</b>	GND	GND	Power	Ground.
<b>15</b>	RSTBN	RSTBN	I,3.3V CMOS/ 10K PU	Reset Signal.
<b>16</b>	GND	GND	Power	Ground.
<b>17</b>	NC	NC	-	NC.
<b>18</b>	GND	GND	Power	Ground.
<b>19</b>	-	-	10K PD	-
<b>20</b>	GND	GND	Power	Ground.

## 2.10 Carrier Board Expansion Connectors

Since SOM Expansion Connectors are not present Carrier Board Expansion Connectors-1 and 2 are NC.




Figure 23: Carrier Board Expansion Connectors

Table 14: Expansion Connector3 Pin Out

Pin No	Signal Name	Signal Type / Termination	Description
1	GND	Power	Ground.
2	GND	Power	Ground.
3	GND	Power	Ground.
4	GND	Power	Ground.
5	GND	Power	Ground.
6	GND	Power	Ground.
7	SUS_S3_Q7	-	Not used in i.MX 8M Mini or i.MX 8M Nano Qseven carrier board. <i>Note: This pin is connected from Qseven MXM connector 18<sup>th</sup> pin.</i>
8	SUS_S5_Q7	-	Not used in i.MX 8M Mini or i.MX 8M Nano Qseven carrier board. <i>Note: This pin is connected from Qseven MXM connector 16<sup>th</sup> pin.</i>
9	Q7_GPIO7(GPIO1_08)	IO, 3.3V CMOS	Qseven General purpose Input/Output7. <i>Note: This pin is connected to GPIO1_08 GPIO of i.MX 8M Mini or i.MX 8M Nano SoC through Qseven MXM connector 192<sup>nd</sup> pin.</i>
10	SUS_STAT_Q7	-	Not used in i.MX 8M Mini or i.MX 8M Nano Qseven carrier board. <i>Note: This pin is connected from Qseven MXM connector 19<sup>th</sup> pin.</i>
11	SMB_ALERT_B(GPIO1_15)	IO, 3.3V CMOS	Not used in i.MX 8M Mini or i.MX 8M Nano Qseven carrier board. <i>Note: This pin is connected to GPIO1_15 GPIO of i.MX 8M Mini or i.MX 8M Nano SoC through Qseven MXM connector 64<sup>th</sup> pin.</i>
12	RSTBN	O, 3.3V CMOS	Active low Reset button Output. <i>Note: This pin is connected to Qseven MXM connector 28<sup>th</sup> pin.</i>
13	GND	Power	Ground.
14	GND	Power	Ground.
15	WDOUT	-	Not used in i.MX 8M Mini or i.MX 8M Nano Qseven carrier board. <i>Note: This pin is connected to Qseven MXM connector 72<sup>nd</sup> pin.</i>
16	WAKE#	-	Not used in i.MX 8M Mini or i.MX 8M Nano Qseven carrier board. <i>Note: This pin is connected to Qseven MXM connector 17<sup>th</sup> pin.</i>
17	WDTRIG#	-	Not used in i.MX 8M Mini or i.MX 8M Nano Qseven carrier board.

Pin No	Signal Name	Signal Type / Termination	Description
			<i>Note: This pin is connected to Qseven MXM connector 70<sup>th</sup> pin.</i>
<b>18</b>	GND	Power	Ground.
<b>19</b>	LVDS_BLC_DAT	-	Not used in i.MX 8M Mini or i.MX 8M Nano Qseven carrier board. <i>Note: This pin is connected to Qseven MXM connector 126<sup>th</sup> pin.</i>
<b>20</b>	THRM#	-	Not used in i.MX 8M Mini or i.MX 8M Nano Qseven carrier board. <i>Note: This pin is connected to Qseven MXM connector 69<sup>th</sup> pin.</i>
<b>21</b>	LVDS_BLC_CLK	-	Not used in i.MX 8M Mini or i.MX 8M Nano Qseven carrier board. <i>Note: This pin is connected to Qseven MXM connector 128<sup>th</sup> pin.</i>
<b>22</b>	SLP_BTN#	-	Not used in i.MX 8M Mini or i.MX 8M Nano Qseven carrier board. <i>Note: This pin is connected to Qseven MXM connector 21<sup>st</sup> pin.</i>
<b>23</b>	RSVD-DP1	-	Not used in i.MX 8M Mini or i.MX 8M Nano Qseven carrier board. <i>Note: This pin is connected to Qseven MXM connector 132<sup>nd</sup> pin.</i>
<b>24</b>	PWRBTN#	-	Not used in i.MX 8M Mini or i.MX 8M Nano Qseven carrier board. <i>Note: This pin is connected to Qseven MXM connector 20<sup>th</sup> pin.</i>
<b>25</b>	RSVD-DP2	-	Not used in i.MX 8M Mini or i.MX 8M Nano Qseven carrier board. <i>Note: This pin is connected to Qseven MXM connector 134<sup>th</sup> pin.</i>
<b>26</b>	GND	Power	Ground.
<b>27</b>	GND	Power	Ground.
<b>28</b>	LID_BTN#	-	Not used in i.MX 8M Mini or i.MX 8M Nano Qseven carrier board. <i>Note: This pin is connected to Qseven MXM connector 22<sup>nd</sup> pin.</i>
<b>29</b>	RSVD-DP3	-	Not used in i.MX 8M Mini or i.MX 8M Nano Qseven carrier board. <i>Note: This pin is connected to Qseven MXM connector 144<sup>th</sup> pin.</i>
<b>30</b>	BATLOW#	-	Not used in i.MX 8M Mini or i.MX 8M Nano Qseven carrier board.

Pin No	Signal Name	Signal Type / Termination	Description
			<i>Note: This pin is connected to Qseven MXM connector 27<sup>th</sup> pin.</i>
31	RSVD-DP4	-	Not used in i.MX 8M Mini or i.MX 8M Nano Qseven carrier board. <i>Note: This pin is connected to Qseven MXM connector 146<sup>th</sup> pin.</i>
32	BIOS_DISABLE#	-	Not used in i.MX 8M Mini or i.MX 8M Nano Qseven carrier board. <i>Note: This pin is connected to Qseven MXM connector 41<sup>st</sup> pin.</i>
33	GND	Power	Ground.
34	Q7_GPIO1(GPIO1_05)	IO, 3.3V CMOS/ 10K PU	Qseven General Purpose Input/Output1. <i>Note: This pin is connected to i.MX 8M Mini or i.MX 8M Nano SoC's GPIO line GPIO1_05 through Qseven MXM connector 186<sup>th</sup> pin through default populated resistor.</i> <i>Note: Also, this pin is connected to Mini PCIe connector (J26) 20<sup>th</sup> pin through default populated resistor.</i>
35	I2C3_SDA	IO, 3.3V CMOS OD	Not used in i.MX 8M Mini or i.MX 8M Nano Qseven carrier board. <i>Note: This pin is connected to I2C3_SDA line of i.MX 8M Mini or i.MX 8M Nano SoC through Qseven MXM connector 125<sup>th</sup> pin.</i>
36	Q7_GPIO0(GPIO5_22)	IO, 3.3V CMOS/ 10K PU	Qseven General Purpose Input/Output0. This pin is connected to Capacitive Touch Connector and Resistive Touch Controller for touch interrupt. <i>Note: This pin is connected to i.MX 8M Mini or i.MX 8M Nano SoC's GPIO pin GPIO5_22 through Qseven MXM connector 185<sup>th</sup> pin through default populated resistor.</i>
37	I2C3_SCL	O, 3.3V CMOS OD	Not used in i.MX 8M Mini or i.MX 8M Nano Qseven carrier board. <i>Note: This pin is connected to I2C3_SCL line of i.MX 8M Mini or i.MX 8M Nano SoC through Qseven MXM connector 127<sup>th</sup> pin.</i>
38	GND	Power	Ground.
39	DP_HPD#	-	Not used in to i.MX 8M Mini or i.MX 8M Nano Qseven carrier board. <i>Note: This pin is optionally connected to i.MX 8M Mini or i.MX 8M Nano SoC's GPIO line GPIO5_13 through Qseven MXM connector</i>

Pin No	Signal Name	Signal Type / Termination	Description
			154 <sup>th</sup> pin.
40	Q7_GPIO6(GPIO5_25)	IO, 3.3V CMOS/ 10K PU	<p>Qseven General purpose Input/Output6. This pin is used to enable the LVDS display Power.</p> <p><i>Note: This pin is connected to i.MX 8M Mini or i.MX 8M Nano SoC's GPIO line GPIO5_25 through the Qseven MXM connector's 191<sup>st</sup> pin through default populated resistor.</i></p>
41	Q7_GPIO3(GPIO1_06)	IO, 3.3V CMOS/ 10K PU	<p>Qseven General purpose Input/Output3. This pin is connected from Audio Out Jack for Headphone detect.</p> <p><i>Note: This pin is connected to i.MX 8M Mini or i.MX 8M Nano SoC's GPIO line GPIO1_06 through Qseven MXM connector 188<sup>th</sup> pin through default populated resistor.</i></p>
42	GPIO_RESET(GPIO5_2)	O, 3.3V CMOS	<p>Touch Panel Reset. This pin is connected to Capacitive touch panel connector for reset.</p> <p><i>Note: This pin is connected to i.MX 8M Mini or i.MX 8M Nano SoC's GPIO line GPIO5_2 through Qseven MXM connector 61<sup>st</sup> pin through default populated resistor.</i></p>
43	GND	Power	Ground.
44	Q7_GPIO5(GPIO1_07)	IO, 3.3V CMOS	<p>Qseven General purpose Input/Output5. This pin is connected to control the LVDS Backlight Power.</p> <p><i>Note: This pin is connected to i.MX 8M Mini or i.MX 8M Nano SoC's GPIO line GPIO1_07 through Qseven MXM connector 190<sup>th</sup> pin through default populated resistor.</i></p>
45	Q7_GPIO2(GPIO5_23)	IO, 3.3V CMOS/ 10K PU	<p>Qseven General purpose Input/Output2. This pin is connected from Audio IN Jack for Headphone Mic detect.</p> <p><i>Note: This pin is also connected to i.MX 8M Mini or i.MX 8M Nano SoC's GPIO line GPIO5_23 through Qseven MXM connector 187<sup>th</sup> pin through default populated resistor.</i></p>
46	ECSPI1_MISO	I, 3.3V CMOS	<p>SPI Master In Slave Out. This Pin is used for On Board SPI Flash.</p> <p><i>Note: This pin is connected to i.MX 8M Mini or i.MX 8M Nano SoC's ECSPI1_MISO line through Qseven MXM connector 201<sup>st</sup> pin.</i></p>

Pin No	Signal Name	Signal Type / Termination	Description
47	Q7_GPIO4(GPIO5_24)	IO, 3.3V CMOS	Qseven General purpose Input/Output4. This pin is connected to CAN0 Transceiver Power down control. <i>Note: This pin is connected to i.MX 8M Mini or i.MX 8M Nano SoC's GPIO line GPIO5_24 through Qseven MXM Connector 189<sup>th</sup>pin.</i>
48	ECSPI1_MOSI	O, 3.3V CMOS	SPI Master Out Slave In. This pin is used for On Board SPI Flash. <i>Note: This pin is connected to i.MX 8M Mini or i.MX 8M Nano SoC's ECSP1_MOSI line through Qseven MXM connector 199<sup>th</sup>pin.</i>
49	GPIO_ECSPI1_SS1	I, 3.3V CMOS	SPI Chip Select2. <i>Note: This pin is connected to i.MX 8M Mini or i.MX 8M Nano SoC's GPIO_ECSPI1_SS1 line through Qseven MXM connector 202<sup>nd</sup>pin.</i>
50	GND	Power	Ground.
51	ECSP1_SCLK	I, 3.3V CMOS	SPI Clock. This Pin is used for On Board SPI Flash. <i>Note: This pin is connected to i.MX 8M Mini or i.MX 8M Nano SoC's ECSP1_SCLK line through Qseven MXM connector 203<sup>rd</sup>pin.</i>
52	DP_AUX+	-	Not used in i.MX 8M Mini or i.MX 8M Nano Qseven carrier board. <i>Note: This pin is connected to Qseven MXM connector 138<sup>th</sup>pin.</i>
53	GPIO_THRMTRIP_Q7(GPIO1_14)	I, 3.3V CMOS	Connected to LED (D11) through buffer in carrier board for thermal trip indication. <i>Note: This pin is connected to i.MX 8M Mini or i.MX 8M Nano SoC's GPIO line GPIO1_14 through Qseven MXM connector 71<sup>st</sup>pin.</i>
54	DP_AUX-	-	Not used in i.MX 8M Mini or i.MX 8M Nano Qseven carrier board. <i>Note: This pin is connected to Qseven MXM connector 140<sup>th</sup>pin.</i>
55	GND	Power	Ground.
56	GND	Power	Ground.
57	VCC_3V3	O, 3.3V Power	3.3V Supply Voltage.
58	VCC_1V5	O, 1.5V Power	1.5V Supply Voltage.
59	VCC_3V3	O, 3.3V Power	3.3V Supply Voltage.
60	VCC_1V5	O, 1.5V Power	1.5V Supply Voltage.
61	GND	Power	Ground.
62	GND	Power	Ground.
63	VCC_5V	O, 5V Power	5V Supply Voltage.

Pin No	Signal Name	Signal Type / Termination	Description
<b>64</b>	VCC_5V	O, 5V Power	5V Supply Voltage.
<b>65</b>	VCC_5V	O, 5V Power	5V Supply Voltage.
<b>66</b>	VCC_5V	O, 5V Power	5V Supply Voltage.
<b>67</b>	VCC_5V	O, 5V Power	5V Supply Voltage.
<b>68</b>	VCC_5V	O, 5V Power	5V Supply Voltage.
<b>69</b>	VCC_5V	O, 5V Power	5V Supply Voltage.
<b>70</b>	VCC_5V	O, 5V Power	5V Supply Voltage.
<b>71</b>	GND	Power	Ground.
<b>72</b>	GND	Power	Ground.
<b>73</b>	GND	Power	Ground.
<b>74</b>	GND	Power	Ground.
<b>75</b>	GND	Power	Ground.
<b>76</b>	GND	Power	Ground.
<b>77</b>	I2C2_SCL	O, 3.3V OD	I2C2 clock. <i>Note: This pin is connected to i.MX 8M Mini or i.MX 8M Nano SoC's I2C2_SCL line through Qseven MXM Connector 60<sup>th</sup>pin through default populated resistor.</i>
<b>78</b>	I2C3_SCL	O, 3.3V OD	I2C3 clock. <i>Note: This pin is connected to i.MX 8M Mini or i.MX 8M Nano SoC's I2C3_SCL line through Qseven MXM Connector 66<sup>th</sup>pin through default populated resistor.</i>
<b>79</b>	I2C2_SDA	IO, 3.3V OD	I2C2 Data. <i>Note: This pin is connected to i.MX 8M Mini or i.MX 8M Nano SoC's I2C2_SDA line through Qseven MXM Connector 62<sup>nd</sup>pin through</i>
<b>80</b>	I2C3_SDA	IO, 3.3V OD	I2C3 Data. <i>Note: This pin is connected to i.MX 8M Mini or i.MX 8M Nano SoC's I2C3_SDA line through Qseven MXM Connector 68<sup>th</sup>pin through default populated resistor.</i>

### 3. TECHNICAL SPECIFICATION

This section provides detailed information about the i.MX 8M Mini or i.MX 8M Nano Qseven Carrier Board technical specification with Electrical, Environmental and Mechanical characteristics.

#### 3.1 Electrical Characteristics

##### 3.1.1 Power Input Requirement

The i.MX 8M Mini or i.MX 8M Nano Qseven Carrier Board is designed to work with a +12V external power and uses on board voltage regulators for internal power management. 12V power input from an external power supply is connected to the Qseven Carrier Board through Power Jack (J4). This 2.5mm x 6.5mm barrel connector Jack should fit standard DC Plugs with an inner dimension of 2.5mm and an outer dimension of 5.5mm (DC Plug Centre Pin is Positive). This connector is physically placed at the top of the board as shown below.




Figure 24: Power Jack

Table 15: Power Jack Pin Out

Pin No	Pin Name	Signal Name	Signal Type / Termination	Description
1	VCC	VCC_12V	12V, Power	Input Supply Voltage.
2	GND	GND	Power	Ground.
3	GND	GND	Power	Ground.

The below table provides the Power Input Requirement of i.MX 8M Mini or i.MX 8M Nano Qseven Carrier Board.

**Table 16: Power Input Requirement**

Sl. No.	Power Rail	Min (V)	Typical (V)	Max(V)	Max Input Ripple
1	VCC_12V <sup>1</sup>	11.75V	12V	12.25V	±50mV
2	VRTC_3V0 <sup>2</sup>	2.8V	3V	3.3V	±20mV

<sup>1</sup> i.MX 8M Mini or i.MX 8M Nano Qseven Carrier Board is designed to work with 12V, 2A input power from external Power adapter.

<sup>2</sup> This voltage is from Coin cell holder and used as backup power source to RTC circuit of i.MX 8M Mini or i.MX 8M Nano µQseven SOM when SOM VCC is off. This is an optional power and required only if RTC functionality is used.

*Important Note: All carrier board power supplies should be powered ON only after the i.MX 8M Mini or i.MX 8M Nano SoC is powered ON completely in the i.MX 8M Mini or i.MX 8M Nano µQseven SOM. This is to ensure that there is no back voltage (leakage) from any supply on the board towards the i.MX 8M Mini or i.MX 8M Nano SoC IO pins.*

### 3.1.2 Power Output Specification

The i.MX 8M Mini or i.MX 8M Nano Qseven carrier board has dedicated power regulator to provide +5V power to µQseven SOM for VCC power supply. Also +3V RTC power from coin cell holder is provided to µQseven SOM for Real time clock support.

The i.MX 8M Mini or i.MX 8M Nano Qseven carrier board also shares on board +5V, +3.3V and +1.5V power to Expansion connector3 for Add-On Module power.

**Table 17: Power Output Specification**

Sl. No.	Power Rail	Min (V)	Typical (V)	Max(V)	Max Output Current (mA)
<b>Power to µQseven SOM (through Qseven MXM connector)</b>					
1	VCC_5V_SOM	4.85V	5V	5.15V	4000mA
2	VRTC_3V0	2.8V	3V	3.3V	-
<b>Power to Add-On Module (through Expansion connector3)</b>					
2	VCC_5V	4.85V	5V	5.15V	1500mA
3	VCC_3V3	3.15	3.3	3.45	1000mA
3	VCC_1V5	1.35	1.5	1.65	500mA

## 3.2 Environmental Characteristics

### 3.2.1 Environmental Specification

The below table provides the Environment specification of i.MX 8M Mini or i.MX 8M Nano Qseven Development Platform.

**Table 18: Environmental Specification**

Parameters	Min	Max
Operating temperature range (Commercial) <sup>1</sup>	0°C	60°C
Storage temperature range	0°C	60°C

<sup>1</sup> iWave only guarantees the component selection for the given operating temperature.

### 3.2.2 RoHS Compliance

iWave's i.MX 8M Mini or i.MX 8M Nano Qseven Development Platform is designed by using RoHS3 compliant components and manufactured on lead free production process.


### 3.2.3 Electrostatic Discharge

iWave's i.MX 8M Mini or i.MX 8M Nano Qseven Development Platform is sensitive to electro static discharge and so high voltages caused by static electricity could damage some of the devices on board. It is packed with necessary protection while shipping. Do not open or use board except at an electrostatic free workstation.

### 3.3 Mechanical Characteristics


#### 3.3.1 i.MX 8M Mini or i.MX 8M Nano Qseven Carrier Board Mechanical Dimensions

The i.MX 8M Mini or i.MX 8M Nano Qseven Carrier board PCB form factor is Nano ITX with 120mm x 120mm. Qseven Carrier Board mechanical dimension is shown below.



**Figure 25: i.MX 8M Mini or i.MX 8M Nano Qseven Carrier board Mechanical dimension – Top View**

The i.MX 8M Mini or i.MX 8M Nano Qseven carrier board PCB thickness is  $1.6\text{mm}\pm0.1\text{mm}$ , top side maximum height component is Ethernet Jack (23.24mm) and bottom side maximum height component is Ground Test Point (5.59mm). Please refer the below figure for height details of the i.MX 8M Mini or i.MX 8M Nano Qseven Carrier Board.



**Figure 26: i.MX 8M Mini or i.MX 8M Nano Qseven Carrier board Mechanical dimension - Side View**

### 3.3.2 Guidelines to insert the µQseven SOM into Carrier Board

- Make sure that power is not provided to the carrier board.
- Insert the µQseven module in to the MXM connector as shown below in the below images.
- Make sure that the Notch position of µQseven module is proper while inserting.




Figure 27: µQseven SOM Insertion Step -1

- Insert M2.5x12mm pan head screw from i.MX 8M Mini or i.MX 8M Nano Qseven carrier board bottom side as shown below.






Figure 28: µQseven SOM Insertion Step -2

- Tighten the M2.5 x 5mm threaded metallic hex spacer into the inserted screw from Carrier board top side and insert the i.MX 8M Mini or i.MX 8M Nano µQseven SOM into the carrier board through the M2.5mm screw as shown below.



**Figure 29: µQseven SOM Insertion Step -3**

- Finally, tighten the M2.5mm nut into screw as shown below.



**Figure 30: µQseven SOM Insertion Step -4**

## 4. ORDERING INFORMATION

The below table provides the standard orderable part numbers for Qseven Development Platform which includes i.MX 8M Mini or i.MX 8M Nano µQseven SOM and Qseven carrier board.

**Table 19: Orderable Product Part Numbers**

Product Part Number	Description	Temperature
<b>Rainbow G34D – i.MX 8M Mini µQseven Development Kit</b>		
iW-G34D-Q704-4L002G-E008G-LCA	i.MX 8M Mini Quad, 2GB LPDDR4, 8GB eMMC flash, 1xEthernet, Linux Kit with display	Commercial
iW-G34D-Q704-4L002G-E008G-LCB	i.MX 8M Mini Quad, 2GB LPDDR4, 8GB eMMC flash, 1xEthernet, Linux Kit without display	Commercial
iW-G34D-Q704-4L002G-E008G-ACA	i.MX 8M Mini Quad, 2GB LPDDR4, 8GB eMMC flash, 1xEthernet, Android Kit with display	Commercial
iW-G34D-Q704-4L002G-E008G-ACB	i.MX 8M Mini Quad, 2GB LPDDR4, 8GB eMMC flash, 1xEthernet, Android Kit without display	Commercial
<b>Rainbow G37D – i.MX 8M Nano µQseven Development Kit</b>		
iW-G37D-Q704-4L001G-E008G-LCA	i.MX8M Nano Quad, 1GB LPDDR4, 8GB eMMC flash, Linux Kit with display	Commercial
iW-G37D-Q704-4L001G-E008G-LCB	i.MX8M Nano Quad, 1GB LPDDR4, 8GB eMMC flash, Linux Kit without display	Commercial

*Note: For Development platform identification purpose, Product part number is pasted as Label with Barcode readable format.*

