Virtex UltraScale+ 3U VPX Plug-in Module

iW-RainboW-G47V^®

AMD Xilinx’s VU13P, VU11P, VU9P, VU7P, VU5P Virtex Ultrascale+ FPGA
Dual 64 bit, 4GB FPGA-DDR4 with ECC (Upgradable)
31 channels of FPGA GTY transceivers up to 32.75Gbps¹
Dual ARM Cortex-A7 core processor of 1.2GHz speed
32bit 2GB DDR4 for CPU with ECC
128MB QSPI Flash & 256MB NOR Flash
3U VPX Connectors based on ANSI/VITA 46.30 (P0+P1A & P1B+P2A)
8 Optical transceivers through MT Ferrule Connector (P2B) based on VITA66.4

Categories: COTS Module, COTS Module

On-Board Features

Virtex UltraScale+	Compatible FPGAs VU13P, VU11P, VU9P, VU7P, VU5P and Virtex UltraScale VU080, VU095, VU125, VU160, VU190 Programming Logic (FPGA) Up to 3,780K Logic Cells & 1,728K LUTs
LS1021A - Arm CPU	Arm^® Cortex^®-A7 MPCore compliant with Armv7-A™ architecture Dual-core Cortex^®-A7 Cores running up to 1.2GHz
RAM Memory	PL/FPGA: Dual 64bit, 4GB DDR4 RAM (expandable up to 16GB) Arm CPU: 32bit, 2GB DDR4 RAM with ECC
On Board Flash/Storage	16bit, 256MB NOR Flash 16bit, 4MB MRAM 512KB SRAM
FPGA to CPU Interface	RGMII UART PCIe x1 Gen2¹

3U VPX Backplane Features

3U VPX Connector - P0+P1A	Data Plane Port DP01[3:0] – 1G/2.5G/10G Ethernet or PCIe Gen4 (using PL GTY Transceivers @ Upto 16Gbps/lane) Data Switch Port DS01[3:0] – 1G/2.5G/10G Ethernet or PCIe Gen4 (using PL GTY Transceivers @ Upto 16Gbps/lane) Utility Plane System Control Signals (SYSRESET, NVMRO, SYS_CON, SM Bus, Geographic Address Field, JTAG) System Reference Clocks (REF_CLK, AUX_CLK) Bussed GPIO (GDiscrete1) Power Input (12V VDC, 3.3V_AUX, VBAT)
3U VPX Connector - P1B+P2A	Data Plane Port DP02[3:0] – 1G/2.5G/10G Ethernet (using GTY Transceivers @ Upto 16Gbps/lane) DP03[3:0] – 1G/2.5G/10G Ethernet (using GTY Transceivers @ Upto 16Gbps/lane) Control Plane Port CPutp[6:0] – 1G/2.5G/10G/25G Ethernet (using GTY Transceivers @ Upto 25Gbps/lane) CSutp01 – 1G/2.5G/10G/25G Ethernet (using GTY Transceivers @ Upto 25Gbps/lane) Utility Port System Control Signals (Maskable Reset) Maintenance Port MP01 and MP02
MT Ferrule Optical Connector - P2B	8 Fiber Optical Transceiver using two Firefly Connector (using GTY Transceivers @ Upto 28.125Gbps)¹

3U VPX Connector - P0+P1A

Data Plane Port
- DP01[3:0] – 1G/2.5G/10G Ethernet or PCIe Gen4 (using PL GTY Transceivers @ Upto 16Gbps/lane)
Data Switch Port
- DS01[3:0] – 1G/2.5G/10G Ethernet or PCIe Gen4 (using PL GTY Transceivers @ Upto 16Gbps/lane)
Utility Plane
- System Control Signals (SYSRESET, NVMRO, SYS_CON, SM Bus, Geographic Address Field, JTAG)
- System Reference Clocks (REF_CLK, AUX_CLK)
- Bussed GPIO (GDiscrete1)
- Power Input (12V VDC, 3.3V_AUX, VBAT)

3U VPX Connector - P1B+P2A

Data Plane Port
- DP02[3:0] – 1G/2.5G/10G Ethernet (using GTY Transceivers @ Upto 16Gbps/lane)
- DP03[3:0] – 1G/2.5G/10G Ethernet (using GTY Transceivers @ Upto 16Gbps/lane)
Control Plane Port
- CPutp[6:0] – 1G/2.5G/10G/25G Ethernet (using GTY Transceivers @ Upto 25Gbps/lane)
- CSutp01 – 1G/2.5G/10G/25G Ethernet (using GTY Transceivers @ Upto 25Gbps/lane)
Utility Port
- System Control Signals (Maskable Reset)
Maintenance Port
- MP01 and MP02

MT Ferrule Optical Connector - P2B

8 Fiber Optical Transceiver using two Firefly Connector (using GTY Transceivers @ Upto 28.125Gbps)¹

3U VPX Front Panel Features

USB3.0 & USB 2.0 through USB Type-C Connector x 1
10/100/1000Mbps Ethernet through 9 Pin Header x 1
3 Pin Debug UART Header x 1

Other On-Board Features

PCIe Gen2 x 1 through M.2(Key-M) Connector x 1
Temperature Sensor
Elapse Time Counter
Quad User LEDs
Reset Switch
Clock Synthesizer and Clock Buffers for GTY Transceiver Reference clocks

General Specification

Slot Pitch	1 Inch Conduction Cooled
Power Supply	+12VDC +/- 5% input from VPX Connector
Form Factor	3U VPX (160mm X 100mm)

¹ By default one GTY transceiver channel is connected with on-SOM PCIe transceiver.

Custom Design Sevices

iWave provides end-to-end ODM services, from concept to production, leveraging our in-house expertise in hardware design, software development, FPGA design, and mechanical enclosure design. The FPGA expertise at iWave includes RTL, high speed bus interface and transceivers, storage, video, networking, and high-speed ADC/DAC with the entire product lifecycle, from initial concept to mass production and ongoing support.

Product Design Process

Certification & Qualification

Product Lifecycle Management

Mechanical Services

THERMAL SOLUTIONS

For any highly integrated FPGA VPX Plug-in Module, thermal design is a very important factor. iWave supports a VITA 65.0 compliant 3U Conduction Cooled Heat Spreader.

AMD

INTEL

ACHRONIX

NXP

TI

ST

RENESAS

PCIe CARDS

VPX CARDS

FMC CARDS

PCIe Cards

VPX Cards

FMC Cards

Documents

Design Support

Software

Documents

Design Support

Software

Virtex UltraScale+ 3U VPX Plug-in Module

Virtex UltraScale+ 3U VPX Plug-in Module

On-Board Features

3U VPX Backplane Features

3U VPX Front Panel Features

Other On-Board Features

General Specification

Custom Design Sevices

THERMAL SOLUTIONS

Related products

ADC & DAC PCIe Card Powered by RFSoC

Agilex 7 SoC FPGA SOM

SmartNIC Storage Accelerator Card Zynq Ultrascale+

Virtex UltraScale+ FPGA SOM

Zynq UltraScale+ RFSoC SOM

RELATED VIDEOS

Related products

Virtex UltraScale+ FPGA SOM

ADC & DAC PCIe Card Powered by RFSoC

SmartNIC Storage Accelerator Card Zynq Ultrascale+

Agilex 7 SoC FPGA SOM

Zynq UltraScale+ RFSoC SOM

Related News

FPGA System Design: Why Choose FPGA SoM for Optimal FPGA System Design

Start of Harmonized FPGA Module (HFM) Working Group for FPGA System on Modules

iWave Launched RFSoC ADC DAC PCIe Card for Multi-Channel RF Applications

Redefining Radio Telescope Digital Backend Receivers with RFSoC Technology

iWave Systems launches a System on Module based on Xilinx Kintex® UltraScale+™ at the Embedded World 2022

iWave unveils the first look of the Virtex UltraScale+ System on Module at Embedded World2023

Subscribe to iWave Newsletter