nand flash controller banner image

New Release: NAND Flash Controller IP Core Tested with On-Die, ECC by Controller and Software ECC Support


iWave Systems is pleased to inform you that ECC algorithm supported by the NAND Host controller IP is updated and tested to support on-die ECC, ECC by Controller, and Software ECC.

Product: NAND Host Controller IP Core
Feature Updated: NAND Flash host controller updated and tested with on-die, ECC by controller and Software ECC support

Details: –

ECC (Error Correction Code) logic is essential for NAND flash devices due to the inherent nature of generating bit errors. To enhance the overall reliability of flash devices, an efficient ECC algorithm is crucial for correcting errors during program, read, and data retention operations.

In order to address the different ECC requirements of the system, iWave NAND IP is updated to support three different ECC options:

On-die ECC: Some of the NAND devices will take care of the ECC logic in their die and do not need any ECC implementation in the host controller. The iWave NAND controller can enable this by sending the set feature and confirming the same using the get feature command.
ECC by Controller: Here the ECC logic will be implemented in the host controller, and the iWave NAND host controller supports the Hamming code and BCH code for ECC.
Software ECC: Here the ECC logic will be handled by the host driver, where software BCH will calculate the ECC and write to the host controller along with the data. Software ECC can be supported in both Linux and bare metal variants.

A NAND Flash Controller IP implements the necessary logic required to interface user data with a NAND Flash memory device. The NAND Flash Controller IP Core performs operations such as Block erase, page program, and read operations with other mandatory commands which enables access for the NAND device to the user. iWave’s ONFI 2.0 compliant NAND Flash Controller IP Core is a fully featured, easy-to-use, synthesizable design that can be easily integrated into any SoC or non-SoC FPGA-based platform. The NAND Flash IP Core also adds a faster, asynchronous, or synchronous I/O interface to meet today’s demanding high-performance needs.

For more information, please get in touch with mktg@iwave-global.com.

Copyright © 2022 iWave Systems Technologies Pvt. Ltd.